## **VHDL Language Reference**

## LIBRARY and USE clauses:

## **Entity declaration:**

# Architecture body:

```
ARCHITECTURE a OF __entity_name IS signal, type, and component declarations
BEGIN statements (e.g., signal assignment, process, or component instantiation)
END a;
```

# **Concurrent Signal Assignment statement (global):**

```
__signal_name <= expression;</pre>
```

# Variable Assignment statement (local to a process):

```
__variable_name := expression;
```

## **Selected Signal Assignment Statement:**

```
WITH signal_name SELECT
assigned_signal <=constant_value_1 WHEN expression_1,
constant_value_2 WHEN expression_2,
constant_value_n WHEN expression_n,
default_value WHEN others;
```

# **VHDL Language Reference**

# Signal declaration (before BEGIN in architecture body): SIGNAL \_\_signal\_name1 : STD\_LOGIC; SIGNAL \_\_signal\_name2 : STD\_LOGIC\_VECTOR(max downto min); Component declaration (before BEGIN in architecture body): COMPONENT \_\_component name PORT( \_\_input\_name, \_\_input\_name : IN \_type; \_output\_name, \_\_output\_name : OUT \_\_type); END COMPONENT; Component instantiation statement (inside architecture body): \_\_instance\_name: component\_name GENERIC MAP ( parameter name => parameter value, parameter name => parameter value) PORT MAP ( \_\_component\_port => \_\_user\_port, \_\_component\_port => \_\_user\_port); LPM Component instantiation statement: \_\_instance\_name: \_\_lpm\_component\_name GENERIC MAP ( LPM\_PARAMETER => \_\_value, LPM\_PARAMETER => \_\_\_value) PORT MAP ( component port => user port, \_\_component\_port => \_\_user\_port); **GENERATE** statement: \_generate\_label: FOR \_\_index\_variable IN \_\_range GENERATE \_\_statement; statement; **END GENERATE**; **PROCESS statement:** PROCESS (sensitivity list) VARIABLE variable name: type; **BEGIN**

statements; (e.g., IF, CASE, etc.)

**END PROCESS**;

## **VHDL Language Reference**

# IF statement (must be inside a process):

```
IF __expression THEN __statement; __statement; ELSIF __expression THEN __statement; __statement; ELSE __statement; __statement; END IF;
```

## CASE statement (must be inside a PROCESS):

```
CASE __expression IS
WHEN __case1 =>
    __statement;
    __statement;
WHEN __case2 =>
    __statement;
    __statement;
WHEN others =>
    __statement;
    __statement;
    __statement;
END CASE;
```

### Evaluating a clock edge

```
IF(clock'EVENT and clock = '1')THEN -- positive-edge clock
    __statements
END IF;
```

## Clearing a vector of unspecified width:

```
q \ll (others => '0');
```

## Setting a vector of unspecified width:

```
q <= (others => '1'); -- Vector elements all HIGH q <= (others => 'Z'); -- High-impedance state of tristate buffer
```

#### Constants:

```
STD_LOGIC or BIT single quotes (e.g., '0', '1')
STD_LOGIC_VECTOR or BIT_VECTOR double quotes (e.g., "0111")
INTEGER no quotes (e.g., 255)
```