Purpose

ModelSim is a third-party software program used to simulate digital designs. ModelSim - Altera Starter Edition is packaged with Quartus II and can be linked to it to provide commercial-grade simulation. This tutorial will show you how to use ModelSim to simulate a VHDL design. It is assumed that you know how to enter and compile a design in Quartus II.

Sample VHDL Design

Create a project in Quartus II and enter the following VHDL code in the Quartus Text Editor. Compile the design after it has been entered.

```
-- truth table 1.vhd
-- Output y goes HIGH when any of the following values of d[3..0] are present:
         0011, 0110, 1001, 1101
library ieee;
use ieee.std_logic_1164.all;
entity truth_table_1 is
    port(
         d: in std_logic_vector(3 downto 0);
         y: out std_logic
         );
end truth_table_1;
architecture tt of truth_table_1 is
begin
    with d select
              <= '1' when "0011",
                   '1' when "0100",
                   '1' when "1001",
                   '1' when "1101",
                   '0' when others;
end tt;
```

Quartus II Setup

The following steps will enable the Quartus II design to compile more efficiently and to use the ModelSim simulator tool.

Set up file path for ModelSim:

Tools > Options > EDA Tool Options > ModelSim-Altera (See Figure 2 and Figure 3).

Browse to Quartus file path

e.g., for Altera version 12.1, service pack 1 (12.1sp1):

C:\altera\12.1sp1\modelsim_ase\win32aloem




Figure 1 Quartus II Tools Menu




Figure 2 Set Path to ModelSim

Select the **Assignments** menu, then **Settings**, shown in Figure 1.




Figure 3 Assignments Menu

Three things will be set up in the **Settings** dialog box: **Smart Compilation**, **EDA Tool Settings**, and **Simulation** (a subheading of **EDA Tool Settings**).

Smart Compilation - Category: Compilation Process Settings: Check Use Smart Compilation




Figure 4 Smart Compilation (Speeds up Future Compliations of the Design)

EDA Tool Settings - Select the following:

Category: EDA Tool Settings: Tool Name - ModelSim - Altera; Format(s) - VHDL




Figure 5 EDA (Electronic Design Automation) Tools Settings

Simulation:

Category: EDA Tool Settings, Simulation: Tool name: ModelSim-Altera; Format for output netlist: VHDL




Figure 6 EDA SImulation Settings

Starting ModelSim in Quartus II

Either click the button for **Gate Level Simulation**, circled in Figure 5, or from the Quartus II **Tools** menu, select **Run Simulation Tool**, **Gate Level Simulation...**



Figure 7 Quartus II Processing Toolbar

The dialog in Figure 6 will open. Select "Slow Model" and click Run.



Figure 8 EDA Gate Level Simulation

Creating an input waveform in ModelSim

When ModelSim opens, you will see a **Wave** window and a **Library** window, which is shown in Figure 7. Ignore the **Wave** window for now. Expand the **work** library by clicking on the + sign in front of the word **work**. Select the entity labeled **truth_table_1**, right click it, and choose **Create Wave** from the popup menu. The **Wave** window will now include the signals for **d** and **y**, as shown in Figure 8.




Figure 9 ModelSim Library Window




Figure 10 Waveform View with Signals Added (no waveform data yet)

Save the Wave window by selecting Save Format from the file menu, as shown in Figure 9.




Figure 11 Saving the Wave File

In the dialog box shown in Figure 10, click **Browse**. The box in Figure 11 will open and suggest that you save the file with the name **wave.do**. It is not necessary to select this name, but for now, do so by clicking **Save**. Overwrite the existing file if it asks you to do so. You will return to Figure 10; close that box by clicking **OK**.



Figure 12 Save Format Dialog Box




Figure 13 Saving the Wave Format

From the ModelSim window, select the **Simulate** menu, then **Start Simulation**, as shown in Figure 12. The dialog box in Figure 13 will open. Select the **truth_table_1** entity from the **work** library and click **OK**.




Figure 14 Start Simulation




Figure 15 Selecting the Entity to Simulate

After a few seconds, the window in Figure 14 will be available. From the **File** menu, select **Load** to load the previously-saved wave format file. As shown in Figure 15, select the previously-saved wave format, in this case **wave.do**. Click **Open**.




Figure 16 Loading the Previously-Saved Wave Format




Figure 17 Selecting the Previously-Saved Wave Format

Figure 16 shows the **Wave** window with two sets of waveforms. The top two are simulation waveforms (indicated by **sim:**) that are generated by the simulator. The bottom two are editable waveforms (indicated by **edit:**), which can be changed by the waveform editor. We want the **d** input waveforms to be editable and the **y** output waveform to be generated when we run the simulator. Select and delete the two unwanted waveforms: **sim:/truth_table_1/d** and **edit:/truth_table_1/y**. This will leave the **Wave** window looking like Figure 17.




Figure 18 Wave File with Editable Waveforms Added




Figure 19 Deleting Unused Waveforms

To test the VHDL design, we will place a 4-bit count on the **d** input. We will count from 0 to 1600 ns, with the waveform changing every 100 ns. Start by highlighting and right-clicking on the **d** waveform, as shown in Figure 18. Select **Edit** from the popup menu, then **Create/Modify Waveform** from the popup menu arising from the first one. A default pattern generator window appears as shown in Figure 19. Set the pattern type to **Counter** with an **End Time** of 1600 and a **Time Unit** of ns, as shown in Figure 20.




Figure 20 Editing the "d" Input Waveform




Figure 21 Default State of the Pattern Editor Wizard




Figure 22 Setting the Pattern Wizard to Create a Counter with an End Time of 1600 ns

Set the **Time Period** of the counter to 100 and the **Time Unit** to ns, as shown in Figure 21. Click **Finish** to continue. Click **Zoom Full**, as shown in Figure 22, or select this option from the **View** menu in the **Wave** window, to see the entire input waveform from 0 to End Time. The counter waveform will appear on **d**, as shown in Figure 23.




Figure 23 Setting the Counter Time Period to 100 ns



Figure 24 Zoom Full to See Counter Pattern from Start Time to End Time




Figure 25 Wave Window with 4-bit Counter Pattern on "d"

To generate the output waveform, click the **Run -All** button in the **Wave** window, as shown in Figure 24. The resultant output waveform is shown in Figure 25, with the **y** output HIGH when **d[3..0]** is one of the following codes: 0011, 0110, 1001, 1101.




Figure 26 Run Simulation until End Time with Run All Button




Figure 27 Completed Simulation (Output HIGH on 0011, 0110, 1001, and 1101)

To run the simulation again, set it back to the beginning with the **Restart** button, shown in Figure 26. Then use the **Run -All** button, as in Figure 24.




Figure 28 Restarting the Simulation

End the simulation by selecting **End Simulation** from the ModelSim **Simulate** menu, as shown in Figure 27. When this process is complete, close the ModelSim window. The dialog box in Figure 28 will appear, asking if you want to quit. Click **Yes**. The program will close and return to Quartus II. If the design needs to be changed, make the changes, compile the design in Quartus II, then run the gate level simulation and all following steps, beginning again at Figure 5.




Figure 29 Ending Simulation




Figure 30 Quit ModelSim Dialog to Return to Quartus II