Skip to content

No labels!

There aren’t any labels for this repository quite yet.

app
app
Application level functionality (examples, uses of XLS stack)
blocker
blocker
Blocking design work
bug
bug
Something isn't working or is incorrect
build
build
Related to build flow, build system, or build macros
cannot-reproduce
cannot-reproduce
An issue that could not be reproduced
cla: no
cla: no
Contributor agreement necessary, not present, see https://cla.developers.google.com
cla: yes
cla: yes
cleanup
cleanup
Tech debt reduction, factoring, consolidation, rework, etc.
code-maintenance
code-maintenance
Everything w.r.t. code quality, maintenance, TODOs
codegen
codegen
Related to emitting (System)Verilog.
csp
csp
Relating to Communicating Sequential Processes or Kahn Process Network style concurrency models
delay model
delay model
Predicting/modeling delays of target (backend) processes
dependencies
dependencies
Pull requests that update a dependency file
documentation
documentation
Improvements or additions to documentation
dslx:fmt
dslx:fmt
DSLX auto-formatter
dslx:lsp
dslx:lsp
DSLX language server/protocol implementation
dslx:syntax
dslx:syntax
Syntax changes to DSLX
dslx
dslx
DSLX (domain specific language) implementation / front-end
duplicate
duplicate
This issue or pull request already exists
duplicate-suspected
duplicate-suspected
Not yet confirmed as a duplicate but expected that it is.
enhancement
enhancement
New feature or request
estimate:L
estimate:L
Large: ~a week
estimate:M
estimate:M
Medium: ~1-3 days
estimate:S
estimate:S
Small: ~a day
estimate:XL
estimate:XL
eXtra Large: ~multi-week
estimate:XS
estimate:XS
eXtra Small: ~few hours
ffi
ffi
"Foreign Function" Interfacing (with SystemVerilog)
formal
formal
Related to formal / Logical Equivalence Checking
good first issue
good first issue
Good for newcomers