Why I rewrote my capstone project in BSV

Author: Sai Govardhan M C

Email: sai.govardhan@incoresemi.com

Introduction

This document outlines the motivation for using Bluespec System Verilog, which provides high levels of abstraction to rapidly design hardware microarchitecture.

As with most ECE/CSE students, I started out designing initial digital logic in Verilog, with reference to coding guidelines from professors, coursework, and the Sunburst Papers.

Specifying designs with parallelism and concurrency in Verilog was always a challenge due to lower levels of abstraction and regular rework to fix synthesis-simulation mismatches.

At InCore, the use of BSV is one of the superpowers that enables small teams like ours to specify complex hardware intuitively, correctly, and efficiently. A year ago, as a novice BSV designer, I decided it would be meaningful to contrast the efforts that my team and I spent during our capstone project by re-implementing the Multi-Dimensional Sorting Algorithm (MDSA) in BSV. This blog collates these insights to establish a strong use-case for teaching BSV at universities.

In this post, I shall be diving into the BSV implementation by explaining essential parts of the microarchitecture, the ease of specifying them in BSV, and corresponding snippets from the codebase.

More of our work on the taxonomy of sorters, low power methodologies, other variants (Hybrid and Odd-Even sorters), and our ASIC implementation results can be referred to in our published paper Low Power Multidimensional Sorters using Clock Gating and Index Sorting.

My complete MDSA Bitonic Implementation in BSV, along with our legacy Verilog implementation, can be found in my GitHub repository.

The Compare And Exchange Block

The Compare And Exchange (CAE) block is a fundamental building block of Systolic Array based Parallel Hardware Sorters which sorts two inputs to an ascending order output.




Figure 1. The Compare and Exchange (CAE) Block

• Specify the CAE typedef as a Vector of 2 elements:

```
- Declare the method ActionValue 'mav_get_sort':
```

The CAE block checks if cae_in[0] is greater than cae_in[1] and uses the inbuilt Vector to Vector reverse function to swap the values.

```
method ActionValue#(CAE) mav_get_sort (CAE cae_in);
  if(cae_in[0] > cae_in[1]) begin
    cae_in = reverse(cae_in);
  end
  return(cae_in);
endmethod
```

The Bitonic Sorting Unit

The Bitonic Sorting Unit is a network of 24 such CAE blocks, arranged as depicted below. This network sorts eight input elements in ascending order at the end of six stages.




Figure 2. The Bitonic Merge Sorting Network

The BM4 sorter

We could easily modularize a part of this design, the BM4 unit, by creating an intermediate twostage, four-input sorter, and specify the two methods for input and output as follows:




Figure 3. The BM4 sorter Network

• Declare a typedef for BM4 as a vector of 4 inputs:

```
- Specify the intermediate pipeline as a register of the BM4 type:
```

```
Reg#(BM4) pipe <- mkReg(unpack(0));</pre>
```

• First stage of sorting with the inputs, by routing the inputs at indices 0 and 3 to CAE-0, and 1 and 2 to CAE-1 block. We use the inbuilt vector function vec() to combine multiple elements into a vector:

```
let lv_get_sort_1 <- cae[0].mav_get_sort(vec(bm4[0], bm4[3]));
let lv_get_sort_2 <- cae[1].mav_get_sort(vec(bm4[1], bm4[2]));
// Store intermediate results in a pipeline
pipe <= vec(lv_get_sort_1[0], lv_get_sort_2[0], lv_get_sort_2[1],
lv_get_sort_1[1]);</pre>
```

• Perform the second stage sorting with the intermediate sorted values by routing the pipeline outputs at indices 0 and 1 to CAE-0, and 2 and 3 to CAE-1 block:

```
let lv_get_sort_3 <- cae[0].mav_get_sort(vec(pipe[0], pipe[1]));
let lv_get_sort_4 <- cae[1].mav_get_sort(vec(pipe[2], pipe[3]));</pre>
```

• Return the outputs as:

```
return (vec(lv_get_sort_3[0], lv_get_sort_3[1], lv_get_sort_4[0],
lv_get_sort_4[1]));
```

The BM8 sorter

Now with the abstraction of using a BM4 sorter, we can proceed to design the complete Bitonic Merge 8 input sorter as follows:

• Instantiate the 5 intermediate register pipelines:

```
Vector#(5, Reg#(BM8)) pipe <- replicateM(mkReg(unpack(0)));</pre>
```

- Pass the inputs through the network defined for each stage of the BM8, while storing the intermediate values in the above pipeline registers:
- Stage 1:

```
let lv_cae_sort_1 <- cae_stage_1[0].mav_get_sort(vec(bm8_in[0], bm8_in[1]));
let lv_cae_sort_2 <- cae_stage_1[1].mav_get_sort(vec(bm8_in[2], bm8_in[3]));
let lv_cae_sort_3 <- cae_stage_1[2].mav_get_sort(vec(bm8_in[4], bm8_in[5]));
let lv_cae_sort_4 <- cae_stage_1[3].mav_get_sort(vec(bm8_in[6], bm8_in[7]));</pre>
```

• Stage 2:

Pass the outputs of the first stage to the BM4 sorter, and register their output for the third stage:

```
bm4_stage_2_3[0].ma_get_inputs(vec(pipe[0][0], pipe[0][1], pipe[0][2],
pipe[0][3]));
bm4_stage_2_3[1].ma_get_inputs(vec(pipe[0][4], pipe[0][5], pipe[0][6],
pipe[0][7]));
```

... and so on for the remaining stages.

The MDSA Algorithm Implementation

The MDSA algorithm efficiently uses Parallel Hardware Sorters (PHSAs) like the Bitonic sorter we earlier designed to specify an architecture that uses eight such units to sort 64 elements in 6 stages by only alternating between row and column sorting, and rerouting the order of outputs (ascending/descending).




Figure 4. The block diagram of the MDSA Architecture

MDSA Agorithm FSM

Phase	Row/ Column Sorting	Ascending sorting	Descending sorting
	Sorung	sorung	sorting
1	Column	1,2,3,4,5,6,7,8	-
2	Row	1,3,5,7	2,4,6,8
3	Column	1,2,3,4,5,6,7,8	-
4	Row	2,4,6,8	1,3,5,7
5	Column	1,2,3,4,5,6,7,8	-
6	Row	1,2,3,4,5,6,7,8	-

Figure 5. The FSM that implements the MDS-Algorithm

We specify the MDSA_64 type which is a multidimensional 8x8 vector

```
typedef Vector#(8, Vector#(8, Bit#(WordLength))) MDSA_64;
```

To create a 64 record register buffer specified as:

```
Reg#(MDSA_64) v_rg_mdsa_in <- mkReg(unpack(0));</pre>
```

And use this helper function to send inputs to the MDSA sorter network:

Stage 1: Column Sorting

• Sending the inputs to the Eight BM8 sorters:

```
rule rl_mdsa_send_inputs_to_stage_1(rg_mdsa_fsm == STAGE_1_IN);
    // Column Sorting Phase
    $display("[%0d]",$time,"[MDSA] STARTING MDSA STAGE 1");
    $display("[%0d]",$time,"[MDSA]: STAGE 1 INPUTS:", fshow(v_rg_mdsa_in));
    fn_input_sorting_network(bm8, v_rg_mdsa_in);
    rg_mdsa_fsm <= STAGE_1_OUT;
endrule</pre>
```

• Collecting the ascending order of responses

```
lv_s1_output[0] <- bm8[0].mav_return_outputs();
lv_s1_output[1] <- bm8[1].mav_return_outputs();
lv_s1_output[2] <- bm8[2].mav_return_outputs();
lv_s1_output[3] <- bm8[3].mav_return_outputs();
lv_s1_output[4] <- bm8[4].mav_return_outputs();
lv_s1_output[5] <- bm8[5].mav_return_outputs();
lv_s1_output[6] <- bm8[6].mav_return_outputs();
lv_s1_output[7] <- bm8[7].mav_return_outputs();</pre>
```

• Transposing the output: We can use the inbuilt transpose function in BSV to alternate between the row and column sorting between the phases of the MDSA.

```
v_rg_mdsa_in <= transpose(lv_s1_output);</pre>
```

Stage 2: Row Sorting

• Sending the inputs to the Eight BM8 sorters:

```
rule rl_mdsa_send_inputs_to_stage_2(rg_mdsa_fsm == STAGE_2_IN);
    // Row Sorting Phase
    $display("[%0d]",$time,"[MDSA] STARTING MDSA STAGE 2");
    $display("[%0d]",$time,"[MDSA]: STAGE 2 INPUTS:", fshow(v_rg_mdsa_in));
    fn_input_sorting_network(bm8, v_rg_mdsa_in);
    rg_mdsa_fsm <= STAGE_2_OUT;
endrule</pre>
```

• Collecting the alternating ascending and descending order of responses

```
lv_s2_output[0] <- bm8[0].mav_return_outputs();
lv_s2_output[1] <- bm8[1].mav_return_outputs();
lv_s2_output[1] = reverse(lv_s2_output[1]);
lv_s2_output[2] <- bm8[2].mav_return_outputs();
lv_s2_output[3] <- bm8[3].mav_return_outputs();
lv_s2_output[3] = reverse(lv_s2_output[3]);
lv_s2_output[4] <- bm8[4].mav_return_outputs();
lv_s2_output[5] <- bm8[5].mav_return_outputs();
lv_s2_output[5] = reverse(lv_s2_output[5]);
lv_s2_output[6] <- bm8[6].mav_return_outputs();
lv_s2_output[7] <- bm8[7].mav_return_outputs();
lv_s2_output[7] = reverse(lv_s2_output[7]);</pre>
```

Transposing the output

```
v_rg_mdsa_in <= transpose(lv_s2_output);</pre>
```

... and so on for the remaining stages as per the MDSA Algorithm FSM.

Ultimately, an ideal test case where all 64 inputs specified in descending order:

Shall be sorted in 6 stages to ascending order as follows:

Steps to run simulations of the CAE, BM4, BM8 and MDSA_Bitonic in the GitHub Repository

1. Clone the repository:

```
git clone https://github.com/govardhnn/Low_Power_Multidimensional_Sorters.git
```

2. Navigate the the build directory of the BSV collateral

```
cd bsv/build
```

3. Modify the makefile.inc to select the module to simulate

For CAE:

```
TB_BSV:= cae_testbench
```

For BM4:

```
TB_BSV:= bm4_testbench
```

For BM8:

```
TB_BSV:= bm8_testbench
```

For MDSA:

TB_BSV:= mdsa_bitonic_testbench

1. To run the simulation with the bluespec compiler

make all_vsim

The generated verilog can be found in the verilog_dir directory

Note: To get a vcd dump of the simulation, rerun the executable with the +bscvcd argument. Eg. ./mk_mdsa_bitonic_testbench_vsim +bscvcd Or, add the +bscvcd flag to the v_simulate target in the Makefile

Acknowledgements(TODO)

The block diagrams and drawings to aid the explanation of the CAE, Bitonic and MDSA are from the paper[1], and the legacy Verilog codebase from the team (Samahith S A, Manogna R, Hitesh D) guided by my UG Professor - (Dr. Sudeendra Kumar) at PES University, Bangalore.

The BSV language [] [] compiler and libraries reference guide from Bluespec(inc)

Initial Work on MDSA and its predecessors[][]

Much thanks to reviewers InCore ...

References

- 1. Low Power Multidimensional Sorters using Clock Gating and Index Sorting, 2023 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT)
- 2. link:The Bluespec Compiler(bsc)[https://github.com/B-Lang-org/bsc] and the Libraries Reference Guide
- 3. K.E. Batcher, "Sorting Networks and Their Applications," Proc. AFIPS Proc. Spring Joint Computer Conf., pp. 307-314, 1968.
- 4. A. Norollah, et al, "RTHS: A Low-Cost High-Performance Real-Time Hardware Sorter, Using a Multidimensional Sorting Algorithm," in IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, vol. 27, no. 7, pp. 1601-1613, July 2019.
- 5. V. S. Harshini et al, "Design of Hybrid Sorting Unit," 2019 International Conference on Smart Structures and Systems (ICSSS), Chennai, India, 2019, pp. 1-6