

Hop onboard, before Apple starts developing its own silicon. Oops - it happened.

Don't worry, Apple is a conservative as Your management.

I will try to show that using Python is 3 to 5 times more effective than traditional methods.


The verification code is much shorter and easier to adopt, port and understand. While legacy will not kill Intel anytime soon, it kills smaller startups. The verification code base becomes un manageable, corners are cut, and silicon arrives crippled.

Even if in unlikely case 😊, that Intel will not adopt this methodology, You may adopt some ideas and broaden Your horizons.

My contribution is "C" code (the yellow blob) that compiles into shared object (in Linux, Mac or Windows) and enables to activate python functions from the running simulation. And allows python code to monitor and manipulate the simulation.

Over time, many modules were written, that play various roles- AXI, Serdes, Interlaken, APB, Jtag, I2C,....

The test harness is very shallow. It includes only regs on inputs, wires on output, clocks and resets. You hang python functions on relevant events. You may hang as many as You wish. In 99% cases it is just one clock.




On verilog side single system call “\$python” is added. It calls to specific python function. Shared object opens “verilog.py” python module. It must be present locally (usually as link). “verilog.py” is the head of the pyramid, it imports all other support modules.




On python side, “veri” module gives access to verilog simulation. You can peek, force and several more actions. Peek and Force (deposit actually) are 99% of actions used.



Some people may leave Intel in the distant future. It happens. It is a good idea to know the world around and open horizons.



veri.force(Net,Value). Both Net and Value are strings.
veri.peek(Net) returns a string of Ones, Zeros, Xs-es and Z-s. Width of the net is simple len() of the string. Several functions in logs.py can convert this into integers, signed integers, floating point, ascii string and more.



It is enough to connect python to simulation. However to truly uncover this methodology strength whole ecosystem must be adopted. Over the years, i built a good ecosystem. It implements verification methodology, alas uses unstandard names.

UVM expert could help me to present it using more standard naming.

Having said that, it is so easy to develop one Yourself, provided You know verification,

Over time, i accumulated numerous agents, playing roles of different hardware interfaces.

But it is minimal effort to create or recreate more agents. Python language is very powerful.


In many instances, like crc, compression, encryption, math (sinus, tangent,...) code already exists and is open sourced.

Personally, i don't like using inheritance and there is little need for that. I have seen incidents of SV/UVM developers become suicidal because of inheritance. That is not the case if Your last name is Rothschild.

Several reasons to adopt Python (vs PERL, C++,...). It is stable, well documented and understood language. Many times i overheard heated discussions on the meaning of some SV/UVM construct.

It doesn't happen often in Python. Everything is transparent.


And it is fast. The VPI connection is fast. Maybe i will look into DPI, but it is not open-sourced.



Real story. Some smart companies ditched Matlab and moved to Python as DSP development envir. In that case, no files are needed and simulation can run for weeks, randomising inputs and checking outputs.

In one case i added email send, from time to time, to alert me to the progress or problems.


Using files, is rigid and is very brittle.




Aluka is an idea, where python code mimics accurately some hardware module on inputs/outputs boundary.

Aluka style is where You have python model for some or all pipeline modules and check each against its actual inputs. You also should check end-to-end. Even if some module in the middle doesn't produce bit-exact results, All downstream modules are checked.

Aluka objects can be called several times and connected to several instances of the same RTL module. Strings based interface makes it trivial.




This is more straightforward example. Verification at unit level.



Several embedded CPU were verified this way. Some other tool created accurate python code that mimics the CPU. It is used by software types to develop the code, and by verification team. Coverage of instructions, instruction mixes and jump/nojump conditions are very simple to create.

Playing debug through JTAG is simple too.

- Constrained random has no need for elaborate solver. random is enough in 99%
- Compile RTL once, change TB code forever.
- Any python module has global visibility, if so needed.
- Python language has simple consistent syntax. You can understand anybody else's code and Your own.
- Benevolent dictator notion. Keeps whole ecosystem intact.




- “`python mymodule.py`” : simple way to check Your syntax.
- Python error messages are helpful and informative.
- While there are IDE’s - i never had a need to use one.
- `veri.listing(Path,Depth,FileName)` — dump instant values of signals from Path deep (Depth levels) into a file named FileName. Tip: Useful to grep “=z” to catch all un-driven nets.
-

Virtual tester

Files sent to production tester, come in several flavors, most common today is STIL.

Python is used to read STIL file, imitate IC tester, drive and sample DUT pins.
This reduces test house reruns.




Just another example of versatility. Python, as general purpose programming language, can read any readable format file and do something about it. It can write easily different formats and log files.

Early module filler


InsideOut Aluka

Long before some RTL module is ready or even written, Python golden model can be used as early implementation placeholder.

Create “pretzel” or “beigale” verilog module of the pinout. This module has just inputs and all outputs are reg (can be helped by pveri.py). Wrap around the golden model an adaptor to the actual module pins. This wrapper can model the processing delays. Voila, system integration can proceed.



Maybe less relevant to verification team, but was a big help several times for me.




We split the UVM message into error and wrong. wrong is used when comparison to golden model fails. I also print “correct” into log file, to create sense of context when debugging. Is it wrong on all comparisons? or just one, first one, last one and so on.

log_error is reserved for python and system errors (trying to open unexistent file) or unexpected behaviour of the DUT - timeout, reading from empty fifo accessing out-of-bounds address.

Each message is numbered and also increments register in testbench. Thus making it easy to correlate log file with waves.

logs.py includes also numerous conversions functions, like from string to floating, string to int, to signed int and many more.

Test is declared when there are no errors, no wrongs and some amount (>0) of corrects. If there are no corrects, it is possible nothing happened.



It is useful, when me as a developer receive waves from the verification team. They tell me something went wrong, but not what exactly. First, I check all panics that were inserted. Many times it saved huge amount of time.

Panic wires sit tightly in simulation, unlike assertions and go quietly into the night in synthesis.

Flip side, i also added some “interesting event” equations. Useful for coverage and snooping on quality of Your tests.

more Ideas

what is bad about PDV?




- ◆ You can work when others run out of licenses
- ◆ You can still work when servers go kaput.
- ◆ You don't need VPN, fast internet to work.
- ◆ You don't have excuses for idling.

PDV = python driven verification.

Some final observations

- all of the above goodies are possible, not because it is python, but because it is painless to implement in python.
- python verification (my way, not CoCoTB) doesn't have neither timing, nor fork/join constructs. It may look like weakness, but i found that these things only complicate test bench debug and confuse things.
- power of python reveals itself in lack of need for deep inheritance. Inheritance is one of these things that look good on paper, but should have been tried on dogs first.
- VIP is scary buzzword for verification managers. Encrypted VIPs is the big rain maker for their providers.. My experience is that most interfaces (including DDR) is pretty easy to create. Sure it takes reading the standards, but after that - faster than negotiating with the supports. And no less important, when debugging the interfaces, You always need to be an expert in them. Anyway.
- Having python as the verification language enables us to use plethora of free tools - free simulators: icarus, cdc4t and others ; Wavers and even synthesis (Yosys).

Just something i wrote a while back.



Hope You know what VCD is.

veri.sensitive hangs a python function on posedge or negedge of some signal, usually clock.

The function can query the design, keep context and print findings. The executable is compiled from "C". It is fast.

verilog reader /writer

- verilog parser (based on yacc/lex) - It reads verilog files, builds data structure and passes control to an application which can manipulate them. At the end it can dump corrected verilog back or just report.
- why? build hierarchies, re-arrange hierarchies for backend or simulations, change ASIC to FPGA code, answer queries about the database, Insert pieces of debug code. Insert and remove BISTs. Look for loops and basic check integrity stuff.
- It gives You sense of control over the source code.

MVLG

How sim/syn knows what files to use

- original RTL is organized in several directories. Each directory holds many RTL files.
- For simulation, there are also support files, like TBs, RAMS, ROMS, flash/fll and such.
- We place `mvlg.py` file in each directory. This file lists all relevant files for simulation/synthesis. It also has `-l` lines to indicate dependencies. It's just like in simulator:: pointer to another MVLG file. It may also have `-g` lines and use \$MVR variables.
- The script MVLG processes top MVLG file name and recursively builds list of all relevant files. The result lists all files with absolute pathnames. It removes double definitions.
- There is an option to concat all files into one big file, or create directory with copies or links or split one multi module file into directory of modules.
- Either the list or big file is then given to simulation or synthesis or logic equivalence.
- original MVLG idea is copied/duplicated/shamelessly taken from Verstra RIF.

effective file list methodology for simulation and synthesis.

register file gen.

XLS file
text file
RTL
XML
XLS
.h
.vh
The whole flow is
“GIT”, “SVN”, “CLEARCASE”
compatible.

It accepts XLS file or plain text file and produces all needed views. All files are version tools friendly.

External IP

- Ceva, Mips, Synopsys IPs come in multitude of directories.
- After configuration, to use the IP, You still face numerous RTLs and many "define" files. RTL files are laced with ifdefs and includes.
- The bottom line it is hard to find Your way around it and also hard to pass to simulation or synthesis.
- Our solution? Script to concat all files into one big happy file and resolve all ifdef and includes and replace all defines with their computed value.
- Easier on synthesis just to give one file. Easy in debug - because everything is spelled out.
- Don't buy it! if You can and want to do it yourself.

TSMC cell libraries

- We employ a parser of liberty files. why?
- it reads liberty files (.lib) and allows to create many different views of the cells.
- Views: simple for simulation and debug, for gate level debug, for atpg, for power counting, for fault simulation.
- for choosing specific subset or reducing size of libraries.
for mixing libraries.

Look in official library for humble NAND or INV. It is long and carries a baggage. This way enables to craft libraries for different scenarios: variable delays, technologies.

Layout reader/writer

- What is it? Reads GDSII and dumps readable format. Reads this readable format and dumps back GDSII.
- Why? modify final GDS (add logo?). Verify the health of GDS. Find hidden instances. Find hidden texts. Extract coordinates of nets.

Genver: replacement of generate.

- I hate generate statement in verilog (and instance[0:3] for that matter too).
- It produces strange names and ugly code. You cannot always deduce what is produced and it is limited to whole syntax structures.
- Solution? humble app called genver.py. It is macro preprocessor, where the macro language is python.
- Looks like verilog code spiced with python commands. Then expanded into full verilog file. This file is readable and debuggable.
- The translation is fast and usually done online with simulation or synthesis.

```
#MID > 30
## this will become python comment for yourself
module example (
    input clk,
    input int#(MID) in,
    output int#(MID),
    output #J1_WEB_S8
);
    J1_WEB_S8;
    input [L1_O] int;
    J1_WEB_S8;
    output [L1_O] int;
    J1_WEB_S8;
    endmodule

for (int i = 0; i < MID; i = i + 1)
    assign out[i] = in[i];
end


for (int i = 0; i < L1_O; i = i + 1)
    assign J1_WEB_S8[i] = out[i];
end
```

Fixed and Float math lib generators

- Script accepts either list or single math module name and creates it.
- It can create mul, limited mul, divider, limited divider, square root, distance module for fixed point. Configurable are width of operands and number of stages.
- Cordic and table based sin/cos/atan/asin/acos were added lately.
- The system generates to exact spec, no defines nor parameters. WYSIWIG!!
- and no surprises in logic equivalence. and if better algorithm exists - it can be incorporated in matter of minutes.




Instruction set gen


configuration text
file



Start by creating opcodes definition file. The source file describes width and fields of opcodes, the script assigns actual static bits to the opcodes and produces verilog and documents.

Useful if you want to implement custom processor or knock-off existing processor.





Yosys : open synthesis

Yosys runs on linux. It accepts synopsys libraries after some filtering. It reads most of RTL (at least the ones I tried).

Why use it, when there is Synopsys/Cadence?

1. in seconds, You get indication whether RTL is valid
 2. Combi Loops easy to find.
 3. Early area / Timing indications.
 4. It is fun.

more Free tools

that we use.

- ◆ gtkwave and dinotrace for VCD waves viewing.
 - ◆ icarus and cvc64 verilog simulators.
 - ◆ zDraw schematic editor.
 - ◆ mWave analog waves viewer (from .csv files)
 - ◆ vcd-python player. python extracts events in vcd.

homemade tools examples

- rename module/instance names in the whole verilog hierarchy.
- expand (make explicit) defines/ifdefs/genvers/parameters in verilog code.
- Fubarize code.
- XLS/CSV to Regfile generator.
- lef / def parser and translator.
- VCD analyzers.
- ATPG formats translators.
- Simulink diagram convertor to rtl, processor or assembler.

Summary till now

- Each item above is not earth shattering by itself.
- But their collectivity and change of attitude do carry a big impact.
- Try to move the bar between self-made and purchased stuff higher.

ריכוך ארטילרי

All examples before this one were part of
“artillery barrage” in the sense to make You less respect the well-trodden paths, open up Your mind to new ideas, especially python verification.