

Motivation

- Distributed memory hardware is cheaper
- Shared memory is "easier" to program
- Implement shared memory in software on top of distributed memory hardware

DSM

- Provided virtual address space that is accessible to every process
- Typically organized by pages
 Also organized by Objects
- Managed similarly to VM
- Page consistency protocol manages movement of pages

Implementation overview

- DSM is a software layer between application and OS
- Each process has shared and private sections

harved Data

Shared Data

Private Code and Data
Application
DSM subsystem
OS/kernel

Signature
OS/kernel


Implementation overview

- Each shared variable is mapped into shared section
 - □ Has same address on all processes
- What happens on variable access?

Question

- We have been talking about "interleaving" of instructions
- What does that mean when multiple processors are doing the execution of different threads/processes?

Consistency Models Strict Sequential Processor Weak Release




Uniprocessor Consistency

- Memory operations occur one at a time
- Operations occur (appear to occur) in program order
 - □ Some reordering of instructions allowed

Strict Consistency


- The value returned by a read operation must always be the value written by the most recent write
- Requires global timing

example: Strict Consistency	
P1:	W(x)1
P2: R((x) 0 R(x) 1





Sequential Consistency

- Individual processors maintain program order
- All processes "see" a single (the same) order of memory operations
 - □ atomicity
- Weaker than strict consistency
 - No global time





Example: Sequential Consistency P1: W(x)1 P2: R(x)1 R(x) 2 P3: R(x)1 R(x) 2 P4: W(x)2







All write operations performed by a single process be viewed by others in the order they were performed Write operations performed by different processors may be viewed by others in different order










It's the synchronization, stupid!

- Accesses to synchronization variables are sequentially consistent
- No access to a synchronization variable is allowed to be performed until all previous writes have completed everywhere
- No data access (read or write) is allowed to be performed until all previous accesses to synchronization variables have been performed





Release consistency model

- Before an ordinary access to a shared variable is performed, all previous acquires done by the process must have completed successfully
- Before a release is allowed to be performed, all previous reads and writes done by the process must have completed.
- The acquire and release accesses must be processor consistent

Specifying Synchronization

< await (B) S; >





Page consistency protocols

- Migration protocol
 - □ Exactly one copy of a page anywhere
- Write invalidate protocol
 - □ Replicated pages for reading
- Write shared protocol
 - □ Allows multiple concurrent writers to a page
 - Merged at synchronization points

History

- Li & Hudak (1989)
- Munin (Carter, Bennett, Zwaenepoel 1991)
- Treadmarks (Amza et al, 1996)