


Chapter 8: Main Memory



Operating System Concepts – 8th Edition,

Silberschatz, Galvin and Gagne ©2009

Pre-Demo

- What is a pointer? (In C/C++)
- Consider
int *x, *y;
- What does $x++$ mean?
- What does $x + 1$ mean?
- Can I do this:
`(void) printf("x = %lx\n", (long) x);`
- What does $(x == y)$ mean?
- If $(x == y)$ is true, what about $*x$ and $*y$?
- What is the difference between x and $*x$?
- Can I set the value of x myself? What about $*x$?
 - $x = 0xbb00$; $*x = 0xbb00$;
- What is a segmentation violation? Bus error?



Silberschatz, Galvin and Gagne ©2009

Operating System Concepts – 8th Edition

8.2



Demos

- Mmdemo0: prints memory address of a variable
- Mmdemo1: two processes read/write to a variable
- Mmdemo2: two processes read/write to a variable
- Mmdemo3: some assembly code to look at
- Mmdemo4: some assembly code to look at
- Mmdemo5: some assembly code to look at



Operating System Concepts – 8th Edition

8.3

Silberschatz, Galvin and Gagne ©2009



Chapter 8: Memory Management

- Background
- Swapping
- Contiguous Memory Allocation
- Paging
- Structure of the Page Table
- Segmentation
- Example: The Intel Pentium



Operating System Concepts – 8th Edition

8.4

Silberschatz, Galvin and Gagne ©2009



Objectives

- To provide a detailed description of various ways of organizing memory hardware
- To discuss various memory-management techniques, including paging and segmentation
- To provide a detailed description of the Intel Pentium, which supports both pure segmentation and segmentation with paging



Operating System Concepts – 8th Edition

8.5

Silberschatz, Galvin and Gagne ©2009



Background







- Program must be brought (from disk) into memory and placed within a process for it to be run
- Main memory and registers are only storage CPU can access directly
- Register access in one CPU clock (or less)
- Main memory can take many cycles
- Cache sits between main memory and CPU registers
- Protection of memory required to ensure correct operation



Operating System Concepts – 8th Edition

8.6

Silberschatz, Galvin and Gagne ©2009





Dynamic Loading

- Routine is not loaded until it is called
- Better memory-space utilization; unused routine is never loaded
- Useful when large amounts of code are needed to handle infrequently occurring cases
- No special support from the operating system is required implemented through program design

Operating System Concepts – 8th Edition 8.13 Silberschatz, Galvin and Gagne ©2009



Dynamic Linking

- Linking postponed until execution time
- Small piece of code, *stub*, used to locate the appropriate memory-resident library routine
- Stub replaces itself with the address of the routine, and executes the routine
- Operating system needed to check if routine is in processes' memory address
- Dynamic linking is particularly useful for libraries
- System also known as **shared libraries**

Operating System Concepts – 8th Edition 8.14 Silberschatz, Galvin and Gagne ©2009



Swapping

- A process can be swapped temporarily out of memory to a backing store, and then brought back into memory for continued execution
- **Backing store** – fast disk large enough to accommodate copies of all memory images for all users; must provide direct access to these memory images
- **Roll out, roll in** – swapping variant used for priority-based scheduling algorithms; lower-priority process is swapped out so higher-priority process can be loaded and executed
- Major part of swap time is transfer time; total transfer time is directly proportional to the amount of memory swapped
- Modified versions of swapping are found on many systems (i.e., UNIX, Linux, and Windows)
- System maintains a **ready queue** of ready-to-run processes which have memory images on disk

Operating System Concepts – 8th Edition 8.15 Silberschatz, Galvin and Gagne ©2009



Schematic View of Swapping

The diagram shows a schematic view of swapping. On the left, there is a vertical stack labeled "main memory" containing "user space" at the bottom and "operating system" at the top. An arrow labeled "swap out" points from process P_1 in user space to a cylinder labeled "backing store". Another arrow labeled "swap in" points from the cylinder back into user space, where process P_2 is shown.

Operating System Concepts – 8th Edition 8.16 Silberschatz, Galvin and Gagne ©2009



Contiguous Allocation

- Main memory usually into two partitions:
 - Resident operating system, usually held in low memory with interrupt vector
 - User processes then held in high memory
- Relocation registers used to protect user processes from each other, and from changing operating-system code and data
 - Base register contains value of smallest physical address
 - Limit register contains range of logical addresses – each logical address must be less than the limit register
 - MMU maps logical address *dynamically*

Operating System Concepts – 8th Edition 8.17 Silberschatz, Galvin and Gagne ©2009



Hardware Support for Relocation and Limit Registers


The diagram shows the hardware support for relocation and limit registers. A CPU sends a "logical address" to both a "limit register" and a "relocation register". The limit register feeds into a decision diamond labeled "<". If the condition is "yes", the signal goes to a summing junction labeled "+", which also receives input from the relocation register. The output of the summing junction then goes to "memory". If the condition in the decision diamond is "no", a "trap: addressing error" is indicated.

Operating System Concepts – 8th Edition 8.18 Silberschatz, Galvin and Gagne ©2009



Contiguous Allocation (Cont)

- Multiple-partition allocation
 - Hole – block of available memory; holes of various size are scattered throughout memory
 - When a process arrives, it is allocated memory from a hole large enough to accommodate it
 - Operating system maintains information about:
 - a) allocated partitions
 - b) free partitions (hole)

Operating System Concepts - 8th Edition

8.19

Silberschatz, Galvin and Gagne ©2009



Dynamic Storage-Allocation Problem

How to satisfy a request of size n from a list of free holes

- **First-fit:** Allocate the *first* hole that is big enough
- **Best-fit:** Allocate the *smallest* hole that is big enough; must search entire list, unless ordered by size
 - Produces the smallest leftover hole
- **Worst-fit:** Allocate the *largest* hole; must also search entire list
 - Produces the largest leftover hole

First-fit and best-fit better than worst-fit in terms of speed and storage utilization

Operating System Concepts - 8th Edition

8.20

Silberschatz, Galvin and Gagne ©2009



Fragmentation

- **External Fragmentation** – total memory space exists to satisfy a request, but it is not contiguous
- **Internal Fragmentation** – allocated memory may be slightly larger than requested memory; this size difference is memory internal to a partition, but not being used
- Reduce external fragmentation by **compaction**
 - Shuffle memory contents to place all free memory together in one large block
 - Compaction is possible *only* if relocation is dynamic, and is done at execution time
 - I/O problem
 - ▶ Latch job in memory while it is involved in I/O
 - ▶ Do I/O only into OS buffers

Operating System Concepts - 8th Edition

8.21

Silberschatz, Galvin and Gagne ©2009



Paging

- Logical address space of a process can be noncontiguous; process is allocated physical memory whenever the latter is available
- Divide physical memory into fixed-sized blocks called **frames** (size is power of 2, between 512 bytes and 8,192 bytes)
- Divide logical memory into blocks of same size called **pages**
- Keep track of all free frames
- To run a program of size n pages, need to find n free frames and load program
- Set up a page table to translate logical to physical addresses
- Internal fragmentation

Operating System Concepts - 8th Edition


8.22

Silberschatz, Galvin and Gagne ©2009



Address Translation Scheme

- Address generated by CPU is divided into:
 - **Page number (p)** – used as an index into a *page table* which contains base address of each page in physical memory
 - **Page offset (d)** – combined with base address to define the physical memory address that is sent to the memory unit



- For given logical address space 2^m and page size 2^n


Operating System Concepts - 8th Edition

8.23

Silberschatz, Galvin and Gagne ©2009




Paging Hardware

Operating System Concepts - 8th Edition

8.24


Silberschatz, Galvin and Gagne ©2009



Operating System Concepts – 8th Edition

8.25


Silberschatz, Galvin and Gagne ©2009



Operating System Concepts – 8th Edition

8.26


Silberschatz, Galvin and Gagne ©2009



Operating System

8.27


Silberschatz, Galvin and Gagne ©2009



Operating System Concepts – 8th Edition

8.28


Silberschatz, Galvin and Gagne ©2009



Operating System Concepts – 8th Edition

8.29







Silberschatz, Galvin and Gagne ©2009



Operating System Concepts – 8th Edition

8.30

Silberschatz, Galvin and Gagne ©2009



Shared Pages

- **Shared code**
 - One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems).
 - Shared code must appear in same location in the logical address space of all processes

- **Private code and data**
 - Each process keeps a separate copy of the code and data
 - The pages for the private code and data can appear anywhere in the logical address space

Operating System Concepts – 8th Edition 8.37 Silberschatz, Galvin and Gagne ©2009

Shared Pages Example

Physical Address	Page Number	Process
0	1	data 1
1	2	data 3
2	3	ed 1
3	4	ed 2
4	5	
5	6	ed 3
6	7	data 2
7	8	
8	9	
9	10	
10	11	
11		

Operating System Concepts – 8th Edition 8.38 Silberschatz, Galvin and Gagne ©2009

Structure of the Page Table

- Hierarchical Paging
- Hashed Page Tables
- Inverted Page Tables

Operating System Concepts – 8th Edition 8.39 Silberschatz, Galvin and Gagne ©2009

Hierarchical Page Tables

- Break up the logical address space into multiple page tables
- A simple technique is a two-level page table

Operating System Concepts – 8th Edition 8.40 Silberschatz, Galvin and Gagne ©2009

Two-Level Page-Table Scheme

Operating System Concepts – 8th Edition 8.41 Silberschatz, Galvin and Gagne ©2009







Two-Level Paging Example







- A logical address (on 32-bit machine with 1K page size) is divided into:
 - a page number consisting of 22 bits
 - a page offset consisting of 10 bits
- Since the page table is paged, the page number is further divided into:
 - a 12-bit page number
 - a 10-bit page offset
- Thus, a logical address is as follows:

page number	page offset
$p_1 p_2$	d

where p_1 is an index into the outer page table, and p_2 is the displacement within the page of the outer page table

Operating System Concepts – 8th Edition 8.42 Silberschatz, Galvin and Gagne ©2009







Segmentation Architecture

- Logical address consists of a two tuple: <segment-number, offset>
- Segment table** – maps two-dimensional physical addresses; each table entry has:
 - base** – contains the starting physical address where the segments reside in memory
 - limit** – specifies the length of the segment
- Segment-table base register (STBR)** points to the segment table's location in memory
- Segment-table length register (STLR)** indicates number of segments used by a program;

segment number **s** is legal if **s < STLR**

Operating System Concepts – 8th Edition

8.55

Silberschatz, Galvin and Gagne ©2009



Segmentation Architecture (Cont.)

- Protection**
 - With each entry in segment table associate:
 - validation bit = 0 \Rightarrow illegal segment
 - read/write/execute privileges
- Protection bits associated with segments; code sharing occurs at segment level
- Since segments vary in length, memory allocation is a dynamic storage-allocation problem
- A segmentation example is shown in the following diagram


Operating System Concepts – 8th Edition

8.56

Silberschatz, Galvin and Gagne ©2009



Segmentation Hardware


Operating System Concepts – 8th Edition

8.57

Silberschatz, Galvin and Gagne ©2009



Example of Segmentation



8.58

Silberschatz, Galvin and Gagne ©2009



Compare/Contrast

Paging Segment

Does the programmer have to be aware of the memory management technique?	No	Yes
How many linear address spaces are there?	One	Many
Can total address space exceed the size of physical memory?	Yes	Yes
Can procedures and data be distinguished and separately protected?	No	Yes
Can variable sized tables be accommodated easily?	No	Yes
Is sharing of procedures between users facilitated?	No	Yes
Why was this technique invented?	To get a large linear address space sharing, and protection	logically independent address spaces,

Operating System Concepts – 8th Edition

8.59

Silberschatz, Galvin and Gagne ©2009



Best of Both Worlds

- Each segment is its own virtual address space
- So....

Operating System Concepts – 8th Edition

8.60

Silberschatz, Galvin and Gagne ©2009

