Flexagon: A Reconfigurable Sparse Multi-dataflow Accelerator for DNNs

Francisco Muñoz-Martínez[1], ***Raveesh Garg***[2], Michael Pellauer[3], José L. Abellán[1], Manuel E. Acacio[1], and Tushar Krishna[2]

[1]Universidad de Murcia, [2]Georgia Institute of Technology, [3]NVIDIA

Georgia Tech College of Computing
Center for Research into Novel Computing Hierarchies

SpMSpM scheduling options



One Size Does Not Fit All





Results



Flexagon Architecture





Artifacts

We model Flexagon in SST-STONNE.

Georgia Tech