Skip to content

guzelbaris/Basic-Computer

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

3 Commits
 
 
 
 

Repository files navigation

Basic-Computer

Designing a Basic Computer with Verilog

In this homework, you will design Basic Computer I (as described in lecture notes) using Verilog. Then use cocotb to simulate your designs. Finally, you will write a very short report detailing your simulation and results and you can also briefly discuss the keypoints of your design. The report should not contain any code.

About

Designing a Basic Computer with Verilog

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published