- Hungary
Block or Report
Block or report gvekony
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories
-
sv-1800-2012
sv-1800-2012 PublicIEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definition for VS Code
-
uvm-tutorial-for-candy-lovers
uvm-tutorial-for-candy-lovers PublicForked from cluelogic/uvm-tutorial-for-candy-lovers
Source code repo for UVM Tutorial for Candy Lovers
SystemVerilog 1
-
katana65-72
katana65-72 PublicA custom mechanical keyboard built upon the idea of symmetric ergonomic stagger of Katana layout combined with the classic 65% layout found on Leopold keyboards.
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.