Skip to content
View hdlguy's full-sized avatar
  • HDLGuy.com
  • US
  • 16:56 (UTC -04:00)
Block or Report

Block or report hdlguy

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. heater heater Public

    An FPGA "heater" design to use LFSR data to toggle logic for the purpose of stressing the power supply.

    Tcl 6 1

  2. alinx alinx Public

    some files to test the new ALINX AXU2CG-E development board

    SystemVerilog 4 2

  3. zuboard zuboard Public

    Some fpga and software logic to test out the new Avnet ZUBoard.

    SystemVerilog 2 1

  4. iir_filter iir_filter Public

    IIR digital filter implemented using Vivado HLS and C++

    SystemVerilog 5 2