


21-11-2023

FPGA

GATE EC 2023

.V → file
[EX → Hgg.V]

Q23. In the circuit shown below, P & Q are the inputs. The logical function realized by the circuit shown below is:



- (a) $Y = PQ$ (b) $Y = P + Q$ (c) $Y = \overline{PQ}$ (d) $Y = \overline{P + Q}$

SOLUTION:-

$$\begin{aligned} \text{output} &= \overline{Q} \cdot I_0 + Q \cdot I_1 \\ &= \overline{Q} \cdot 0 + Q \cdot P \\ &= PQ \end{aligned}$$

$\therefore Y = PQ$ option (a) $Y = PQ$

→ FPGA
→ ARM
→ ESP

BSP