
GATE E 6 2023

.V -> file [EX-> figg.V]

23. In the wicint shown below, Pd a we the inputs. The logical function realized by the circuit shown below is



(a) y = Pa (b) y = P+a (c) y = Pa (d) y = P+a

The State of the s

SOLUTION :-

Transferrance and the output = \(\bar{q} \cdot \) Io + a. I,

(-> FPGA) -> ARM 2 -> E'SP S

BSP

Lat. Ant