Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

feat: add 64-bit RISC-V support #800

Merged
merged 7 commits into from
Nov 2, 2023
Merged

feat: add 64-bit RISC-V support #800

merged 7 commits into from
Nov 2, 2023

Conversation

mkroening
Copy link
Member

@mkroening mkroening commented Jul 21, 2023

This is a rework of simonschoening@011b34d.

Closes #100
Closes #277
Closes #439

Signed-off-by: Martin Kröning <martin.kroening@eonerc.rwth-aachen.de>
Signed-off-by: Martin Kröning <martin.kroening@eonerc.rwth-aachen.de>
Signed-off-by: Martin Kröning <martin.kroening@eonerc.rwth-aachen.de>
simonschoening and others added 3 commits November 2, 2023 16:48
Co-authored-by: Martin Kröning <martin.kroening@eonerc.rwth-aachen.de>
Signed-off-by: Martin Kröning <martin.kroening@eonerc.rwth-aachen.de>
Co-authored-by: Martin Kröning <martin.kroening@eonerc.rwth-aachen.de>
Signed-off-by: Martin Kröning <martin.kroening@eonerc.rwth-aachen.de>
Co-authored-by: Martin Kröning <martin.kroening@eonerc.rwth-aachen.de>
Signed-off-by: Martin Kröning <martin.kroening@eonerc.rwth-aachen.de>
Signed-off-by: Martin Kröning <martin.kroening@eonerc.rwth-aachen.de>
@mkroening mkroening marked this pull request as ready for review November 2, 2023 15:59
@mkroening mkroening added this pull request to the merge queue Nov 2, 2023
Merged via the queue into main with commit 0efe37a Nov 2, 2023
27 checks passed
@mkroening mkroening deleted the riscv64 branch November 2, 2023 17:02
@mkroening
Copy link
Member Author

I finally got to merge this! 🥳

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

RISC-V support is missing request : RISCV64 support
2 participants