
SPARC Assembly Language Reference Manual







© 1995 Sun Microsystems, Inc. 2550 Garcia Avenue, Mountain View, California 94043-1100 U.S.A.

All rights reserved. This product or document is protected by copyright and distributed under licenses restricting its use, copying, distribution and decompilation. No part of this product or document may be reproduced in any form by any means without prior written authorization of Sun and its licensors, if any.

Portions of this product may be derived from the UNIX® system, licensed from UNIX Systems Laboratories, Inc., a wholly owned subsidiary of Novell, Inc., and from the Berkeley 4.3 BSD system, licensed from the University of California. Third-party software, including font technology in this product, is protected by copyright and licensed from Sun's Suppliers.

RESTRICTED RIGHTS LEGEND: Use, duplication, or disclosure by the government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 and FAR 52.227-19.

The product described in this manual may be protected by one or more U.S. patents, foreign patents, or pending applications.

TRADEMARKS

Sun, Sun Microsystems, the Sun logo, SunSoft, the SunSoft logo, Solaris, SunOS, OpenWindows, DeskSet, ONC, ONC+, and NFS are trademarks or registered trademarks of Sun Microsystems, Inc. in the United States and other countries. UNIX is a registered trademark in the United States and other countries, exclusively licensed through X/Open Company, Ltd. OPEN LOOK is a registered trademark of Novell, Inc. PostScript and Display PostScript are trademarks of Adobe Systems, Inc. All SPARC trademarks are trademarks or registered trademarks of SPARC International, Inc. in the United States and other countries. SPARCcenter, SPARCcluster, SPARCcompiler, SPARCdesign, SPARC811, SPARCengine, SPARCprinter, SPARCserver, SPARCstation, SPARCstorage, SPARCworks, microSPARC, microSPARC-II, and UltraSPARCare licensed exclusively to Sun Microsystems, Inc. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc.

The OPEN LOOK® and Sun™ Graphical User Interfaces were developed by Sun Microsystems, Inc. for its users and licensees. Sun acknowledges the pioneering efforts of Xerox in researching and developing the concept of visual or graphical user interfaces for the computer industry. Sun holds a non-exclusive license from Xerox to the Xerox Graphical User Interface, which license also covers Sun's licensees who implement OPEN LOOK GUI's and otherwise comply with Sun's written license agreements.

X Window System is a trademark of X Consortium, Inc.

THIS PUBLICATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT.

THIS PUBLICATION COULD INCLUDE TECHNICAL INACCURACIES OR TYPOGRAPHICAL ERRORS. CHANGES ARE PERIODICALLY ADDED TO THE INFORMATION HEREIN, THESE CHANGES WILL BE INCORPORATED IN NEW EDITIONS OF THE PUBLICATION. SUN MICROSYSTEMS, INC. MAY MAKE IMPROVEMENTS AND/OR CHANGES IN THE PRODUCT(S) AND/OR THE PROGRAMS(S) DESCRIBED IN THIS PUBLICATION AT ANY TIME.





Contents

Pref	ace	xi
	Before You Read This Book	xii
	How This Book is Organized	xii
	What Typographic Changes Mean	xiii
	Shell Prompts in Command Examples	xiv
1.	SPARC Assembler for SunOS 5.x	1
	Introduction	1
	Operating Environment	1
	SPARC Assembler for SunOS 4.1 Versus SunOS 5.x	2
	Labeling Format	2
	Object File Format	2
	Pseudo-Operations	2
	Command Line Options	2
2.	Assembler Syntax	3
	Syntax Notation	3

	Assembler File Syntax	4
	Lines Syntax	4
	Statement Syntax	4
	Lexical Features	4
	Case Distinction	4
	Comments	5
	Labels	5
	Numbers	5
	Strings	6
	Symbol Names	6
	Special Symbols - Registers	7
	Operators and Expressions	9
	Assembler Error Messages	10
3.	Executable and Linking Format	11
	ELF Header	12
	Sections	14
	Section Header	15
	Predefined User Sections	19
	Predefined Non-User Sections	20
	Locations	21
	Addresses	22
	Relocation Tables	22
	Symbol Tables	22
	String Tables	24

	Assembler Directives	24
	Section Control Directives	25
	Symbol Attribute Directives	25
	Assignment Directive	25
	Data Generating Directives	25
4.	Converting Files to the New Format	27
	Introduction	27
	Conversion Instructions	27
	Examples	28
5 .	Instruction-Set Mapping	29
	Table Notation	30
	Integer Instructions	31
	Floating-Point Instruction	39
	Coprocessor Instructions.	40
	Synthetic Instructions	41
A.	Pseudo-Operations	45
	Alphabetized Listing with Descriptions	45
В.	Examples of Pseudo-Operations	55
C.	Using the Assembler Command Line	59
	Assembler Command Line	59
	Assembler Command Line Options	60
	Disassembling Object Code	63
D.	An Example Language Program	65
E.	SPARC-V9 Instruction Set	71

Contents

	SPARC-V9 Changes	71
	Registers	72
	Alternate Space Access	73
	Byte Order	73
	SPARC-V9 Instruction Set Changes	7 4
	Extended Instruction Definitions to Support the 64-bit Mode	el 74
	Added Instructions to Support 64 bits	75
	ementation Implementation	75
	Deleted Instructions	76
	Miscellaneous Instruction Changes	76
	SPARC-V9 Instruction Set Mapping	77
	SPARC-V9 Floating-Point Instruction Set Mapping	85
	SPARC-V9 Synthetic Instruction-Set Mapping	87
	SPARC-V9 Instruction Set Extensions	89
	Graphics Data Formats	89
	Eight-bit Format	89
	Fixed Data Formats	89
	SHUTDOWN Instruction	90
	Graphics Status Register (GSR)	90
	Graphics Instructions	90
	Memory Access Instructions	96
^-	v	00

Tables

Table 2-1	Escape Codes Recognized in Strings	6
Table 2-2	Special Symbol Names	7
Table 2-3	Operators Recognized in Constant Expressions	9
Table 3-1	Reserved Object File Types	14
Table 3-2	Section Attribute Flags	16
Table 3-3	Section Types	17
Table 3-4	Predefined User Sections	19
Table 3-5	Predefined Non-User Sections	20
Table 3-6	Symbol Types	23
Table 3-7	Symbol Bindings	24
Table 5-1	Notations Used to Describe Instruction Sets	30
Table 5-2	Commonly Suffixed Notations	31
Table 5-3	SPARC to Assembly Language Mapping	32
Table 5-4	Floating-Point Instructions	39
Table 5-5	Coprocessor-Operate Instructions	41
Table 5-6	Synthetic Instruction to Hardware Instruction Mapping	41

Table E-1	Deleted SPARC-V8 Privileged Registers	72
Table E-2	Registers Widened from 32 to 64 bits	72
Table E-3	SPARC-V9 Registers Within a SPARC-V8 Register Field	72
Table E-4	Registers That have Been Added	72
Table E-5	Extended Instruction Definitions for 64-bit Model	74
Table E-6	Added Instructions to Support 64 bits	75
Table E-7	Added Instructions to Support High-Performance	75
Table E-8	Deleted Instructions	76
Table E-9	Miscellaneous Instruction Changes	76
Table E-10	SPARC-V9 to Assembly Language Mapping	77
Table E-11	SPARC-V9 Floating-Point Instructions	85
Table E-12	SPARC-V9 Synthetic Instructions to Hardware Instruction	87
Table E-13	SPARC-V9 SHUTDOWN Instruction	90
Table E-14	Graphics Status Register	90
Table E-15	SPARC-V9 Partitioned Add/Subtract	91
Table E-16	SPARC-V9 Pixel Formatting	91
Table E-17	SPARC-V9 Partitioned Multiply	91
Table E-18	SPARC-V9 Alignment Instructions	92
Table E-19	SPARC-V9 Logical Operate Instructions	93
Table E-20	SPARC-V9 Pixel Compare	94
Table E-21	SPARC V-9 Edge Handling	94
Table E-22	SPARC V-9 Three-Dimensional Array Addressing	95
Table E-23	SPARC-V9 Partial Store	96
Table E-24	SPARC-V9 Short Floating-Point Load and Store	97
Table E-25	SPARC-V9 Atomic Quad Load	97

Table E-26	SPARC-V9 Block Load and Store	98

Tables

Preface

This preface provides a brief description of the SunOS™ assembler that runs on the SPARC® operating environment and also includes a list of documents that can be used for reference.

The SunOS assembler that runs on the SPARC operating environment, referred to as the "SunOS SPARC" in this manual, translates source files that are in assembly language format into object files in linking format.

In the program development process, the assembler is a tool to use in producing program modules intended to exploit features of the SPARC architecture in ways that cannot be easily done using high level languages and their compilers.

Whether assembly language is chosen for the development of program modules depends on the extent to which and the ease with which the language allows the programmer to control the architectural features of the processor.

The assembly language described in this manual offers full direct access to the SPARC instruction set. The assembler may also be used in connection with SunOS 5.x macro preprocessors to achieve full macro-assembler capability. Furthermore, the assembler responds to directives that allow the programmer direct control over the contents of the relocatable object file.

This document describes the language in which the source files must be written. The nature of the machine mnemonics governs the way in which the program's executable portion is written. This document includes descriptions of the pseudo operations that allow control over the object file. This facilitates the development of programs that are easy to understand and maintain.

Before You Read This Book

You should also become familiar with the following:

- Manual pages: as(1), ld(1), cpp(1), elf(3f), dis(1), a.out(1)
- SPARC Architecture Manual (Version 8 and Version 9)
- ELF-related sections of the Programming Utilities Guide manual
- SPARC Applications Binary Interface (ABI)

How This Book is Organized

This book is organized as follows:

Chapter 1, "SPARC Assembler for SunOS 5.x," discusses features of the SunOS 5.x SPARC Assembler.

Chapter 2, "Assembler Syntax," describes the syntax of the SPARC assembler that takes assembly programs and produces relocatable object files for processing by the link editor.

Chapter 3, "Executable and Linking Format," describes the relocatable ELF files that hold code and data suitable for linking with other object files.

Chapter 4, "Converting Files to the New Format," describes how to convert existing SunOS 4.1 SPARC assembly files to the SunOS 5.x assembly file format.

Chapter 5, "Instruction-Set Mapping," describes the relationship between hardware instructions of the SPARC architecture and the assembly language instruction set.

Appendix A, "Pseudo-Operations," lists the pseudo-operations supported by the SPARC assembler.

Appendix B, "Examples of Pseudo-Operations," shows some examples of ways to use various pseudo-operations.

Appendix C, "Using the Assembler Command Line," describes the available assembler command-line options.

Appendix D, "An Example Language Program," describes an example C language program with comments to show correspondence between the assembly code and the C code.

Appendix E, "SPARC-V9 Instruction Set," describes the SPARC-V9 instruction set and the changes due to the SPARC-V9 implementation.

What Typographic Changes Mean

The following table describes the typographic changes used in this book.

Table P-1 Typographic Conventions

Typeface or Symbol	Meaning	Example
AaBbCc123	The names of commands, files, and directories; on-screen computer output	Edit your .login file. Use ls -a to list all files. machine_name% You have mail.
AaBbCc123	What you type, contrasted with on-screen computer output	machine_name% su Password:
AaBbCc123	Command-line placeholder: replace with a real name or value	To delete a file, type rm filename.
AaBbCc123	Book titles, new words or terms, or words to be emphasized	Read Chapter 6 in <i>User's Guide.</i> These are called <i>class</i> options. You <i>must</i> be root to do this.

Preface xiii

Shell Prompts in Command Examples

The following table shows the default system prompt and superuser prompt for the C shell, Bourne shell, and Korn shell.

Table P-2 Shell Prompts

Shell	Prompt
C shell prompt	machine_name%
C shell superuser prompt	machine_name#
Bourne shell and Korn shell prompt	\$
Bourne shell and Korn shell superuser prompt	#

SPARC Assembler for SunOS 5.x



Introduction

This chapter discusses features of the SunOS 5.x SPARC assembler. This document is distributed as part of the developer documentation set with every SunOS operating system release.

This document is also distributed with the on-line documentation set for the convenience of SPARCworksTM and SPARCompilerTM 4.0 users who have products that run on the SunOS 5.x operating system. It is included as part of the SPARCworks/SPARCompiler Floating Point and Common Tools AnswerBook, which is the on-line information retrieval system.

This document contains information from *The SPARC Architecture Manual*, Version 8. Information about Version 9 support is summarized in Appendix E, "SPARC-V9 Instruction Set."

Operating Environment

The SunOS SPARC assembler runs under the SunOS 5.x operating system or the SolarisTM 2.x operating environment. SunOS 5.x refers to SunOS 5.2 operating system and later releases. Solaris 2.x refers to the Solaris 2.2 operating environment and later releases.



SPARC Assembler for SunOS 4.1 Versus SunOS 5.x

This section describes the differences between the SunOS 4.1 SPARC assembler and the SunOS 5.*x* SPARC assembler.

Labeling Format

- Symbol names beginning with a dot (.) are assumed to be local symbols.
- Names beginning with an underscore (_) are reserved by ANSI C.

Object File Format

The type of object files created by the SPARC assembler are ELF (*Executable and Linking Format*) files. These relocatable object files hold code and data suitable for linking with other object files to create an executable file or a shared object file, and are the assembler normal output.

Pseudo-Operations

See Appendix A, "Pseudo-Operations," for a detailed description of the pseudo-operations (pseudo-ops).

Command Line Options

See Appendix C, "Using the Assembler Command Line," for a detailed description of command line options and a list of SPARC architectures.

Assembler Syntax

The SunOS 5.x SPARC assembler takes assembly language programs, as specified in this document, and produces relocatable object files for processing by the SunOS 5.x SPARC link editor. The assembly language described in this document corresponds to the SPARC instruction set defined in the *SPARC Architecture Manual* (Version 8 and Version 9) and is intended for use on machines that use the SPARC architecture.

This chapter is organized into the following sections:

Syntax Notation	page 3
Assembler File Syntax	page 4
Lexical Features	page 4
Assembler Error Messages	page 10

Syntax Notation

In the descriptions of assembly language syntax in this chapter:

- Brackets ([]) enclose optional items.
- Asterisks (*) indicate items to be repeated zero or more times.
- Braces ({ }) enclose alternate item choices, which are separated from each other by vertical bars (|).
- Wherever blanks are allowed, arbitrary numbers of blanks and horizontal tabs may be used. Newline characters are not allowed in place of blanks.



Assembler File Syntax

The syntax of assembly language files is:

```
[line]*
```

Lines Syntax

The syntax of assembly language lines is:

```
[statement [ ; statement]*] [!comment]
```

Statement Syntax

The syntax of an assembly language statement is:

```
[label:] [instruction]
```

where:

label

is a symbol name.

instruction

is an encoded pseudo-op, synthetic instruction, or instruction.

Lexical Features

This section describes the lexical features of the assembler syntax.

Case Distinction

Uppercase and lowercase letters are distinct everywhere *except* in the names of special symbols. Special symbol names have no case distinction.

Comments

A comment is preceded by an exclamation mark character (!); the exclamation mark character and all following characters up to the end of the line are ignored. C language-style comments ("/*...*/") are also permitted and may span multiple lines.

Labels

A label is either a symbol or a single decimal digit n (0...9). A label is immediately followed by a colon (:).

Numeric labels may be defined repeatedly in an assembly file; normal symbolic labels may be defined only once.

A numeric label n is referenced after its definition (backward reference) as nb, and before its definition (forward reference) as nf.

Numbers

Decimal, hexadecimal, and octal numeric constants are recognized and are written as in the C language. However, integer suffixes (such as $\[mathbb{L}\]$) are not recognized.

For floating-point pseudo-operations, floating-point constants are written with 0r or 0R (where r or R means REAL) followed by a string acceptable to atof(3); that is, an optional sign followed by a non-empty string of digits with optional decimal point and optional exponent.

The special names Ornan and Orinf represent the special floating-point values *Not-A-Number* (NaN) and *INFinity. Negative Not-A-Number* and *Negative INFinity* are specified as Ornan and Orninf.

Note – The names of these floating-point constants begin with the digit zero, *not* the letter "O."

Assembler Syntax 5

Strings

A string is a sequence of characters quoted with either double-quote mark (") or single-quote mark (') characters. The sequence must not include a *newline* character. When used in an expression, the numeric value of a string is the numeric value of the ASCII representation of its first character.

The suggested style is to use *single quote mark* characters for the ASCII value of a single character, and *double quote mark* characters for quoted-string operands such as used by pseudo-ops. An example of assembly code in the suggested style is:

```
add %gl,'a'-'A',%gl ! gl + ('a' - 'A') --> gl
```

The escape codes described in Table 2-1, derived from ANSI C, are recognized in strings.

Table 2-1 Escape Codes Recognized in Strings

Escape Code	Description
\a	Alert
<u>\</u> b	Backspace
<u>\f</u>	Form feed
\n	Newline (line feed)
<u>\r</u>	Carriage return
\t	Horizontal tab
\ <u>v</u>	Vertical tab
\nnn	Octal value nnn
\xnn	Hexadecimal value <i>nn</i>

Symbol Names

The syntax for a symbol *name* is:

```
{ letter | _ | $ | . } { letter | _ | $ | . | digit }*
```

In the above syntax:

- Uppercase and lowercase letters are distinct; the underscore (_), dollar sign (\$), and dot (.) are treated as alphabetic characters.
- Symbol names that begin with a dot (.) are assumed to be local symbols. To simplify debugging, avoid using this type of symbol name in hand-coded assembly language routines.
- The symbol dot (.) is predefined and always refers to the address of the beginning of the current assembly language statement.
- External variable names beginning with the underscore character are reserved by the ANSI C Standard. Do *not* begin these names with the underscore; otherwise, the program will not conform to ANSI C and unpredictable behavior may result.

Special Symbols - Registers

Special symbol names begin with a *percentage sign* (%) to avoid conflict with user symbols. Table 2-2 lists these special symbol names.

Table 2-2 Special Symbol Names

Symbol Object	Name	Comment
General-purpose registers	%r0 %r31	
General-purpose global registers	%g0 %g7	Same as %r0 %r7
General-purpose out registers	%00 %07	Same as %r8 %r15
General-purpose local registers	%10 %17	Same as %r16 %r23
General-purpose in registers	%i0 %i7	Same as %r24 %r31
Stack-pointer register	%sp	(%sp = %o6 = %r14)
Frame-pointer register	%fp	(%fp = %i6 = %r30)
Floating-point registers	%f0 %f31	
Floating-point status register	%fsr	
Front of floating-point queue	%fq	
Coprocessor registers	%c0 %c31	
Coprocessor status register	%csr	
Coprocessor queue	%cq	
Program status register	%psr	
Trap vector base address register	%tbr	
Window invalid mask	%wim	
Y register	%Y	

Assembler Syntax 7



Table 2-2 Special Symbol Names (Continued)

Symbol Object	Name	Comment
Unary operators	%lo	Extracts least significant 10 bits
	%hi	Extracts most significant 22 bits
	%r_disp32	Used only in Sun compiler-generated
	%r_plt32	code. Used only in Sun compiler-generated code.
Ancillary state registers	%asr1 %asr31	

There is no case distinction in special symbols; for example,

%PSR

is equivalent to

%psr

The suggested style is to use lowercase letters.

The lack of case distinction allows for the use of non-recursive preprocessor substitutions, for example:

#define psr %PSR

The special symbols %hi and %lo are true unary operators which can be used in any expression and, as other unary operators, have higher precedence than binary operations. For example:

```
%hi a+b = (%hi a)+b
%lo a+b = (%lo a)+b
```

To avoid ambiguity, enclose operands of the hi or lo operators in parentheses. For example:

```
%hi(a) + b
```

Operators and Expressions

The operators described in Table 2-3 are recognized in constant expressions. *Table 2-3* Operators Recognized in Constant Expressions

Binary	Operators	Unary	Operators
+	Integer addition	+	(No effect)
_	Integer subtraction	-	2's Complement
*	Integer multiplication	~	1's Complement
/	Integer division	%10	Extract least significant 10 bits
%	Modulo	%hi	Extract most significant 22 bits
^	Exclusive OR	%r_disp32	Used in Sun compiler-generated code only to instruct the assembler to generate specific relocation information for the given expression.
<<	Left shift	%r_plt32	Used in Sun compiler-generated code only to instruct the assembler to generate specific relocation information for the given expression.
>>	Right shift		

Assembler Syntax 9



Table 2-3 Operators Recognized in Constant Expressions (Continued)

Binary	Operators	Unary	Operators
&	Bitwise AND		
	Bitwise OR		

Since these operators have the same precedence as in the C language, put expressions in parentheses to avoid ambiguity.

To avoid confusion with register names or with the <code>%hi,%lo,%r_disp32</code>, or <code>%r_plt32</code> operators, the modulo operator <code>%</code> must not be immediately followed by a letter or digit. The modulo operator is typically followed by a space or left parenthesis character.

Assembler Error Messages

Messages generated by the assembler are generally self-explanatory and give sufficient information to allow correction of a problem.

Certain conditions will cause the assembler to issue warnings associated with delay slots following Control Transfer Instructions (CTI). These warnings are:

- Set synthetic instructions in delay slots
- Labels in delay slots
- Segments that end in control transfer instructions

These warnings point to places where a problem could exist. If you have intentionally written code this way, you can insert an .empty pseudo-operation immediately after the control transfer instruction.

The .empty pseudo-operation in a delay slot tells the assembler that the delay slot can be empty or can contain whatever follows because you have verified that either the code is correct or the content of the delay slot does not matter.

Executable and Linking Format



The type of object files created by the SPARC assembler version for SunOS 5.x are now *Executable and Linking Format* (ELF) files. These relocatable ELF files hold code and data suitable for linking with other object files to create an executable or a shared object file, and are the assembler normal output. The assembler can also write information to standard output (for example, under the -S option) and to standard error (for example, under the -V option). The SPARC assembler creates a default output file when standard input or multiple files are used.

This chapter is organized into the following sections:

ELF Header	page 12
Sections	page 14
Locations	page 21
Relocation Tables	page 22
Symbol Tables	page 22
Addresses	page 22
String Tables	page 24
Assembler Directives	page 24

The ELF object file format consists of:

- Header
- Sections

- Locations
- Addresses
- Relocation tables
- Symbol tables
- String tables

For more information, see Chapter 4, "Object Files," in the *System V Application Binary Interface (SPARC*TM *Processor Supplement)* manual.

ELF Header

The *ELF header* is always located at the beginning of the ELF file. It describes the ELF file organization and contains the actual sizes of the object file control structures. The initial bytes of an ELF header specify how the file is to be interpreted.

The ELF header contains the following information:

ehsize

ELF header size in bytes.

entry

Virtual address at which the process is to start. A value of 0 indicates no associated entry point.

flaq

Processor-specific flags associated with the file.

ident

Marks the file as an object file and provides machine-independent data to decode and interpret the file contents.

machine

Specifies the required architecture for an individual file. A value of 2 specifies SPARC.

phentsize

Size in bytes of entries in the program header table. All entries are the same size.

phnum

Number of entries in program header table. A value of 0 indicates the file has no program header table.

phoff

Program header table file offset in bytes. The value of 0 indicates no program header.

shentsize

Size in bytes of the section header. A section header is one entry in the section header table; all entries are the same size.

shnum

Number of entries in section header table. A value of 0 indicates the file has no section header table.

shoff

Section header table file offset in bytes. The value of 0 indicates no section header.

shstrndx

Section header table index of the entry associated with the section name string table. A value of Shn_undef indicates the file does not have a section name string table.

type

Identifies the object file type. Table 3-1 describes the reserved object file types.

version

Identifies the object file version.



Table 3-1 shows reserved object file types:

Table 3-1 Reserved Object File Types

Туре	Value	Description
none	0	No file type
rel	1	Relocatable file
exec	2	Executable file
dyn	3	Shared object file
core	4	Core file
loproc	0xff00	Processor-specific
hiproc	0xffff	Processor-specific

Sections

A section is the smallest unit of an object that can be relocated. The following sections are commonly present in an ELF file:

- Section header
- Executable text
- · Read-only data
- Read-write data
- Read-write uninitialized data (section header only)

Sections do not need to be specified in any particular order. The *current section* is the section to which code is generated.

These sections contain all other information in an object file and satisfy several conditions.

- 1. Every section must have one section header describing the section. However, a section header does not need to be followed by a section.
- 2. Each section occupies one contiguous sequence of bytes within a file. The section may be empty (that is, of zero-length).

- 3. A byte in a file can reside in only one section. Sections in a file cannot overlap.
- 4. An object file may have inactive space. The contents of the data in the inactive space are unspecified.

Sections can be added for multiple text or data segments, shared data, user-defined sections, or information in the object file for debugging.

Note - Not all of the sections need to be present.

Section Header

The *section header* allows you to locate all of the file sections. An entry in a section header table contains information characterizing the data in a section.

The section header contains the following information:

addr

Address at which the first byte resides if the section appears in the memory image of a process; the default value is 0.

addralign

Aligns the address if a section has an address alignment constraint; for example, if a section contains a double-word, the entire section must be ensured double-word alignment. Only 0 and positive integral powers of 2 are currently allowed. A value of 0 or 1 indicates no address alignment constraints.

entsize

Size in bytes for entries in fixed-size tables such as the symbol table.



flags

One-bit descriptions of section attributes. Table 3-2 describes the section attribute flags.

Table 3-2 Section Attribute Flags

Flag	Default Value	Description
SHF_WRITE	0x1	Contains data that is writable during process execution.
SHF_ALLOC	0×2	Occupies memory during process execution. This attribute is <i>off</i> if a control section does not reside in the memory image of the object file.
SHF_EXECINSTR	0x4	Contains executable machine instructions.
SHF_MASKPROC	0xf0000000	Reserved for processor-specific semantics.

info

Extra information. The interpretation of this information depends on the section type, as described in Table 3-3.

link

Section header table index link. The interpretation of this information depends on the section type, as described in Table 3-3.

name

Specifies the section name. An index into the section header string table section specifies the location of a null-terminated string.

offset

Specifies the byte offset from the beginning of the file to the first byte in the section.

Note – If the section type is ${\tt SHT_NOBITS}$, offset specifies the conceptual placement of the file.

size

Specifies the size of the section in bytes.

Note – If the section type is SHT_NOBITS , *size* may be non-zero; however, the section still occupies no space in the file.

type

Categorizes the section contents and semantics. Table 3-3 describes the section types.

Table 3-3 Section Types

Name	Value	Description	Interpre	
Name	Value Description		info	link
null	0	Marks section header as inactive.		
progbits	1	Contains information defined explicitly by the program.		
symtab	2	Contains a symbol table for link editing. This table may also be used for dynamic linking; however, it may contain many unnecessary symbols. Note: Only one section of this type is allowed in a file	One greater than the symbol table index of the last local symbol.	The section header index of the associated string table.
strtab	3	Contains a string table. A file may have multiple string table sections.		
rela	4	Contains relocation entries with explicit addends. A file may have multiple relocation sections.	The section header index of the section to which the relocation applies.	The section header index of the associated symbol table.
hash	5	Contains a symbol rehash table. Note: Only one section of this type is allowed in a file	0	The section header index of the symbol table to which the hash table applies.
dynamic	6	Contains dynamic linking information. Note: Only one section of this type is allowed in a file	0	The section header index of the string table used by entries in the section.



Table 3-3 Section Types (Continued)

Name Value Descrip		Description	Interpretation by	
Name	vaiue	Description	info	link
note	7	Contains information that marks the file.		
nobits	8	Contains information defined explicitly by the program; however, a section of this type does not occupy any space in the file.		
rel	9	Contains relocation entries without explicit addends. A file may have multiple relocation sections.	The section header index of the section to which the relocation applies.	The section header index of the associated symbol table.
shlib	10	Reserved.		
dynsym	11	Contains a symbol table with a minimal set of symbols for dynamic linking. Note: Only one section of this type is allowed in a file	One greater than the symbol table index of the last local symbol.	The section header index of the associated string table.
loproc	0x7000000	Lower and upper bound of range		
hiproc	0x7fffffff	reserved for processor-specific semantics.		
louser hiuser	0x80000000 0xffffffff	Lower and upper bound of range reserved for application programs. Note: Section types in this range may be used by an application without conflicting with system-defined section		

Note – Some section header table indexes are reserved and the object file will not contain sections for these special indexes.

Predefined User Sections

A section that can be manipulated by the section control directives is known as a *user section*. You can use the section control directives to change the user section in which code or data is generated. Table 3-4 lists the predefined user sections that can be named in the section control directives.

Table 3-4 Predefined User Sections

Section Name	Description
.bss	Section contains uninitialized read-write data.
.comment	Comment section.
.data & .data1	Section contains initialized read-write data.
.debug	Section contains debugging information.
.fini	Section contains runtime finalization instructions.
.init	$Section\ contains\ runtime\ initialization\ instructions.$
.rodata & .rodatal	Section contains read-only data.
.text	Section contains executable text.
.line	Section contains line # info for symbolic debugging.
.note	Section contains note information.

Creating an . init Section in an Object File

The .init sections contain codes that are to be executed before the the main program is executed. To create an .init section in an object file, use the assembler pseudo-ops shown in Code Example 3-1.

```
.section ".init"
.align 4
<instructions>
```

Code Example 3-1 Creating an .init Section



At link time, the .init sections in a sequence of .o files are concatenated into an .init section in the linker output file. The code in the .init section are executed before the main program is executed.

Note – The codes are executed inside a stack frame of 96 bytes. Do not reference or store to locations that are greater than \$sp+96 in the .init section.

Creating a . fini Section in an Object File

.fini sections contain codes that are to be executed after the the main program is executed. To create an .fini section in an object file, use the assembler pseudo-ops shown in Code Example 3-2.

```
.section ".fini"
.align 4
<instructions>
```

Code Example 3-2 Creating an .fini Section

At link time, the .fini sections in a sequence of .o files are concatenated into a .fini section in the linker output file. The codes in the .fini section are executed after the main program is executed.

Note – The codes are executed inside a stack frame of 96 bytes. Do not reference or store to locations that are greater than p+96 in the .fini section.

Predefined Non-User Sections

Table 3-5 lists sections that are predefined but cannot be named in the section control directives because they are not under user control.

Table 3-5 Predefined Non-User Sections

Section Name	Description
".dynamic"	Section contains dynamic linking information.

Table 3-5 Predefined Non-User Sections (Continued)

Section Name	Description
.dynstr	Section contains strings needed for dynamic linking.
.dynsym	Section contains the dynamic linking symbol table.
.got	Section contains the global offset table.
.hash	Section contains a symbol hash table.
.interp	Section contains the path name of a program interpreter.
.plt	Section contains the procedure linking table.
.relname & .relaname	Section containing relocation information. <i>name</i> is the section to which the relocations apply, that is, ".rel.text", ".rela.text".
.shstrtab	String table for the section header table names.
.strtab	Section contains the string table.
.symtab	Section contains a symbol table.

Locations

A *location* is a specific position within a section. Each location is identified by a section and a byte offset from the beginning of the section. The *current location* is the location within the current section where code is generated.

A *location counter* tracks the current offset within each section where code or data is being generated. When a section control directive (for example, .section pseudo-op) is processed, the location information from the location counter associated with the new section is assigned to and stored with the name and value of the current location.

The current location is updated at the end of processing each statement, but can be updated during processing of data-generating assembler directives (for example, the .word pseudo-op).



Note – Each section has one location counter; if more than one section is present, only one location can be current at any time.

Addresses

Locations represent *addresses in memory* if a section is allocatable; that is, its contents are to be placed in memory at program runtime. Symbolic references to these locations must be changed to addresses by the SPARC link editor.

Relocation Tables

The assembler produces a companion *relocation table* for each relocatable section. The table contains a list of relocations (that is, adjustments to data in the section) to be performed by the link editor.

Symbol Tables

A *symbol table* contains information to locate and relocate symbolic definitions and references. The SPARC assembler creates a symbol table section for the object file. It makes an entry in the symbol table for each symbol that is defined or referenced in the input file and is needed during linking. The symbol table is then used by the SPARC link editor during relocation. The section header contains the symbol table index for the first non-local symbol.

A symbol table contains the following information:

name

Index into the object file symbol string table. A value of zero indicates the symbol table entry has no name; otherwise, the value represents the string table index that gives the symbol name.

value

Value of the associated symbol. This value is dependent on the context; for example, it may be an address, or it may be an absolute value.

size

Size of symbol. A value of 0 indicates that the symbol has either no size or an unknown size.

info

Specifies the symbol type and binding attributes. Table 3-6 and Table 3-7 describes these values.

other

Undefined meaning. Current value is 0.

shndx

Contains the section header table index to another relevant section, if specified. As a section moves during relocation, references to the symbol will continue to point to the same location because the value of the symbol will change as well.

Table 3-6 Symbol Types

Value	Туре	Description
0	notype	Type not specified.
1	object	Symbol is associated with a data object; for example, a variable or an array.
2	func	<i>Symbol</i> is associated with a function or other executable code. When another object file references a function from a shared object, the link editor automatically creates a procedure linkage table entry for the referenced symbol.
3	section	<i>Symbol</i> is associated with a section. These types of symbols are primarily used for relocation.
4	file	Gives the name of the source file associated with the object file.
13 15	loproc hiproc	Values reserved for processor-specific semantics.



Table 3-7 shows the symbol binding attributes.

Table 3-7 Symbol Bindings

Value	Binding	Description
0	local	Symbol is defined in the object file and not accessible in other files. Local symbols of the same name may exist in multiple files.
1	global	<i>Symbol</i> is either defined externally or defined in the object file and accessible in other files.
2	weak	<i>Symbol</i> is either defined externally or defined in the object file and accessible in other files; however, these definitions have a lower precedence than globally defined symbols.
13 15	loproc hiproc	Values reserved for processor-specific semantics.

String Tables

A *string table* is a section which contains null-terminated variable-length character sequences, or strings, in the object file; for example, symbol names and file names. The strings are referenced in the section header as indexes into the string table section.

- A string table index may refer to any byte in the section.
- Empty string table sections are permitted; however, the index referencing this section must contain zero.

A string may appear multiple times and may also be referenced multiple times. References to substrings may exist, and unreferenced strings are allowed.

Assembler Directives

Assembler directives, or pseudo-operations (pseudo-ops), are commands to the assembler that may or may not result in the generation of code. The different types of assembler directives are:

- Section Control Directives
- Symbol Attribute Directives
- Assignment Directives

- Data Generating Directives
- Optimizer Directives

See Appendix A, "Pseudo-Operations," for a complete description of the pseudo-ops supported by the SPARC assembler.

Section Control Directives

When a section is created, a section header is generated and entered in the ELF object file section header table. The *section control pseudo-ops* allow you to make entries in this table. Sections that can be manipulated with the section control directives are known as *user sections*. You can also use the section control directives to change the user section in which code or data is generated.

Note – The *symbol table*, *relocation table*, and *string table* sections are created implicitly. The section control pseudo-ops cannot be used to manipulate these sections.

The section control directives also create a section symbol which is associated with the location at the beginning of each created section. The section symbol has an offset value of zero.

Symbol Attribute Directives

The *symbol attribute* pseudo-ops declare the symbol type and size and whether it is local or global.

Assignment Directive

The *assignment* directive associates the value and type of expression with the symbol and creates a symbol table entry for the symbol. This directive constitutes a *definition* of the symbol and, therefore, must be the only definition of the symbol.

Data Generating Directives

The *data generating* directives are used for allocating storage and loading values.



Converting Files to the New Format



Introduction

This chapter discusses how to convert existing SunOS 4.1 SPARC assembly files to the SunOS 5.*x* SPARC assembly file format.

Conversion Instructions

- Remove the leading underscore (_) from symbol names. The Solaris 2.x SPARCompilers do not prepend a leading underscore to symbol names in the users' programs as did the SPARCompilers that ran under SunOS 4.1.
- Prefix local symbol names with a dot (.) . Local symbol names in the SunOS 5.x SPARC assembly language begin with a dot (.) so that they will not conflict with user programs' symbol names.
- Change the usage of the pseudo-op .seg to .section, for example, change .seg data to .section .data. See Appendix A, "Pseudo-Operations," for more information.

Note – The above conversions can be automatically achieved by passing the $-\mathbb{T}$ option to the assembler.



Examples

Figure 4-1 shows how to convert an existing 4.1 file to the new format. The lines that are different in the new format are marked with change bars.




Figure 4-1 Converting a 4.x File to the New Format

Instruction-Set Mapping

The tables in this chapter describe the relationship between hardware instructions of the SPARC architecture, as defined in *The SPARC Architecture Manual* and the assembly language instruction set recognized by the SunOS 5.x SPARC assembler.

Table Notation	page 30
Integer Instructions	page 31
Floating-Point Instruction	page 39
Coprocessor Instructions	page 40
Synthetic Instructions	page 41

The SPARC-V9 instruction set is described in Appendix E, "SPARC-V9 Instruction Set."



Table Notation

Table 5-1 shows the table notation used in this chapter to describe the instruction set of the assembler. The following notations are commonly suffixed to assembler mnemonics (uppercase letters refer to SPARC architecture instruction names.

Table 5-1 Notations Used to Describe Instruction Sets

Notations	Describes	Comment		
address	$\begin{array}{c} \operatorname{reg_{rs1}} + \operatorname{reg_{rs2}} \\ \operatorname{reg_{rs1}} + \operatorname{const13} \\ \operatorname{reg_{rs1}} - \operatorname{const13} \\ \operatorname{const13} + \operatorname{reg_{rs1}} \\ \operatorname{const13} \end{array}$	Address formed from register contents, immediate constant, or both.		
asi		Alternate address space identifier; an unsigned 8-bit value. It can be the result of the evaluation of a symbol expression.		
const13		A signed constant which fits in 13 bits. It can be the result of the evaluation of a symbol expression.		
const22		A constant which fits in 22 bits. It can be the result of the evaluation of a symbol expression.		
creg	%c0 %c31	Coprocessor registers.		
freg	%f0 %f31	Floating-point registers.		
imm7		A signed or unsigned constant that can be represented in 7 bits (it is in the range -64 127). It can be the result of the evaluation of a symbol expression.		
reg	%r0 %r31 %g0 %g7 %o0 %o7 %10 %17 %i0 %i7	General purpose registers. Same as %r0 %r7 (Globals) Same as %r8 %r15 (Outs) Same as %r16 %r23 (Locals) Same as %r24 %r31 (Ins)		
reg _{rd}		Destination register.		
reg _{rs1} , reg _{rs2}		Source register 1, source register 2.		
reg_or_imm	reg _{rs2} , const13	Value from either a single register, or an immediate constant.		

Table 5-1 Notations Used to Describe Instruction Sets (Continued)

Notations	Describes	Comment
regaddr	reg _{rs1} reg _{rs1} + reg _{rs2}	Address formed with register contents only.
Software_trap_ number	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	A value formed from register contents, immediate constant, or both. The resulting value must be in the range 0127, inclusive.
uimm7		An unsigned constant that can be represented in 7 bits (it is in the range 0 127). It can be the result of the evaluation of a symbol expression.

Integer Instructions

The notations described in Table 5-2 are commonly suffixed to assembler mnemonics (uppercase letters for architecture instruction names).

Table 5-2 Commonly Suffixed Notations

Notation	Description
a	Instructions that deal with alternate space
b	Byte instructions
С	Reference to coprocessor registers
d	Doubleword instructions
f	Reference to floating-point registers
h	Halfword instructions
đ	Quadword instructions
sr	Status register

Table 5-3 outlines the correspondence between SPARC hardware integer instructions and SPARC assembly language instructions.



The syntax of individual instructions is designed so that a destination operand (if any), which may be either a register or a reference to a memory location, is always the last operand in a statement.

Note - In Table 5-3.

- Braces ({ }) indicate optional arguments.
 Braces are not literally coded.
- Brackets ([]) indicate indirection: the contents of the addressed memory location are being read from or written to.
 Brackets are coded literally in the assembly language.
 Note that the usage of brackets described in Chapter 2, "Assembler Syntax" differs from the usage of these brackets.
- All Bicc and Bfcc instructions described may indicate that the annul bit is to be set by appending ", a" to the opcode mnemonic; for example,

Table 5-3 SPARC to Assembly Language Mapping

Opcode	Mnemonic	Argument List	Operation	Comments
ADD ADDcc ADDX ADDXcc	add addcc addx addxcc	reg _{rs1} , reg_or_imm, reg _{rd}	Add and modify icc Add with carry	
AND ANDCC ANDN ANDNCC	and andcc andn andncc	reg _{rs1} , reg_or_imm, reg _{rd}	And	

[&]quot;bgeu,a label"

Table 5-3 SPARC to Assembly Language Mapping (Continued)

Opcode	Mnemonic	Argument List	Operation	Comments
BN	bn{,a}	label	Branch on integer condition codes	branch never
BNE	bne{ ,a}	label		synonym: bnz
BE	be{,a}	label		synonym: bz
BG	bg{,a}	label		
BLE	ble{,a}	label		
BGE	bge{,a}	label		
BI	bl{,a}	label		
BGU	bgu{,a}	label		
BLEU	bleu{,a}	label		
BCC	bcc{,a}	label		synonym:
				bgeu
BCS	bcs{,a}	label		synonym: blu
BPOS	bpos{,a}	label		
BNEG	bneg{,a}	label		
BVC	bvc{,a}	label		
BVS	bvs{,a}	label		
BA	ba{,a}	label		synonym: b
CALL	call	label	Call subprogram	
СВссс	cbn{,a}	label	Branch on coprocessor	branch never
	cb3{,a}	label	condition codes	
	cb2{,a}	label		
	cb23{,a}	label		
	cb1{,a}	label		
	cb13{,eo}	label		
	cb12{,a}	label		
	cb123{,a}	label		
	cb0{,a}	label		
	cb03{,a}	label		
	cb02{,a}	label		
	cb023{,a}	label		
	cb01{,a}	label		
	cb013{,a}	label		
	cb012{,a}	label		
	cba{,a}	label		



Table 5-3 SPARC to Assembly Language Mapping (Continued)

Opcode	Mnemonic	Argument List	Operation	Comments
FBN	fbn{,a}	label	Branch on floating-point	branch never
FBU	fbu{,a}	label	condition codes	
FBG	fbg{,a}	label		
FBUG	fbug{,a}	label		
FBL	fbl{,a}	label		
FBUL	fbul{,a}	label		
FBLG	fblg{,a}	label		
FBNE	fbne{,a}	label		synonym: fbnz
FBE	fbe{,a}	label		synonym: fbz
FBUE	fbue{,a}	label		
FBGE	fbge{,a}	label		
FBUGE	fbuge{,a}	label		
FBLE	fble{,a}	label		
FBULE	fbule{,a}	label		
FBO	fbo{,a}	label		
FBA	fba{,a}	label		
FLUSH	flush	address	Instruction cache flush	
JMPL	jmpl	address, reg _{rd}	Jump and link	
LDSB	ldsb	[address], reg _{rd}	Load signed byte	
LDSH	ldsh	[address], reg _{rd}	Load signed halfword	
LDSTUB	ldstub	[address], reg _{rd}	Load-store unsigned byte	
LDUB	ldub	[address], reg _{rd}	Load unsigned byte	
LDUH	lduh	[address], reg _{rd}	Load unsigned halfword	
LD	ld	[address], reg _{rd}	Load word	
		feddinged and	Lead deable seemd	
LDD	ldd	[address], reg _{rd}	Load double word	reg _{rd} must be even
LDF	ld	[address], freg _{rd}		
LDFSR	ld	[address], %fsr	Load floating-point register	
LDDF	ldd	[address], freg _{rd}	Load double floating-point	freg _{rd} must be
			Load coprocessor	even
LDC	ld	[address], creg _{rd}		
LDCSR	ld	[address], %csr	Load double coprocessor	
LDDC	ldd	[address], creg _{rd}		

Table 5-3 SPARC to Assembly Language Mapping (Continued)

Opcode	Mnemonic	Argument List	Operation	Comments
LDSBA	ldsba	[regaddr]asi, reg _{rd}	Load signed byte from alternate space	
LDSHA	ldsha	[regaddr]asi, reg _{rd}	r	
LDUBA	lduba	[regaddr]asi, reg _{rd}		
LDUHA	lduha	[regaddr]asi, reg _{rd}		
LDA	lda	[regaddr]asi, reg _{rd}		
LDDA	ldda	[regaddr]asi, reg _{rd}		reg _{rd} must be even
LDSTUBA	ldstuba	[regaddr]asi, reg _{rd}		
MULScc	mulscc	reg _{rs1} , reg_or_imm, reg _{rd}	Multiply step (and modify icc)	
NOP	nop		No operation	
OR	or	reg _{rs1} , reg_or_imm, reg _{rd}	Inclusive or	
ORcc	orcc	reg _{rs1} , reg_or_imm, reg _{rd}		
ORN	orn	reg _{rs1} , reg_or_imm, reg _{rd}		
ORNcc	orncc	reg _{rs1} , reg_or_imm, reg _{rd}		
RDASR	rd	%asrn _{rs1} , reg _{rd}		
RDY	rd	%y, reg _{rd}		See synthetic
				instructions.
RDPSR	rd	%psr, reg _{rd}		See synthetic
				instructions.
RDWIM	rd	%wim, reg _{rd}		See synthetic
	_	0/1		instructions.
RDTBR	rd	%tbr, reg _{rd}		See synthetic
				instructions.
RESTORE	restore	reg _{rs1} , reg_or_imm, reg rd		See synthetic
				instructions.
RETT	rett	address	Return from trap	
SAVE	save	reg _{rs1} , reg_or_imm, reg _{rd}		See synthetic instructions.
SDIV	sdiv	reg _{rs1} , reg_or_imm, reg _{rd}	Signed divide	
SDIVcc	sdivcc	reg _{rs1} , reg_or_imm, reg _{rd}	Signed divide and modify icc	



Table 5-3 SPARC to Assembly Language Mapping (Continued)

Opcode	Mnemonic	Argument List	Operation	Comments
SMUL SMULcc	smul smulcc	reg _{rs1} , reg_or_imm, reg _{rd} reg _{rs1} , reg_or_imm, reg _{rd}	Signed multiply Signed multiply and modify icc	
SETHI	sethi	const22, reg _{rd}	Set high 22 bits of register	
	sethi	%hi(<i>value</i>), <i>reg</i> _{rd}		See synthetic instructions.
SLL SRL SRA	sll srl sra	reg _{rs1} , reg_or_imm, reg _{rd} reg _{rs1} , reg_or_imm, reg _{rd} reg _{rs1} , reg_or_imm, reg _{rd}	Shift left logical Shift right logical Shift right arithmetic	
STB	stb	reg _{rd} , [address	Store byte	Synonyms: stub, stsb Synonyms:
STH	sth	reg _{rd} , [address]	Store half-word	stuh, stsh
ST STD STF STDF STFSR STDFQ	st std st std st	reg _{rd} , [address] reg _{rd} , [address] freg _{rd} , [address] freg _{rd} , [address] %fsr, [address] %fq, [address]	Store floating-point status register Store double floating-point queue	reg_{rd} Must be even $freg_{rd}$ Must be even
STC STDC STCSR STDCQ	st std st std	creg _{rd} , [address] creg _{rd} , [address] %csr, [address] %cq, [address]	Store coprocessor Store double coprocessor	creg _{rd} Must be even
STBA STHA	stba stha	reg _{rd} [regaddr]asi reg _{rd} [regaddr]asi	Store byte into alternate space	Synonyms: stuba, stsba Synonyms: stuha, stsha
STA STDA	sta stda	reg _{rd} , [regaddr]asi reg _{rd} , [regaddr]asi		reg_{rd} Must be even

Table 5-3 SPARC to Assembly Language Mapping (Continued)

Opcode	Mnemonic	Argument List	Operation	Comments
SUB SUBCC SUBX SUBXCC	sub subcc subx subxcc	reg _{rs1} , reg_or_imm, reg _{rd}	Subtract Subtract and modify icc Subtract with carry	
SWAP SWAPA	swap swapa	[address], reg _{rd} [regaddr]asi, reg _{rd}	Swap memory word with register	
Ticc	tn	software_trap_number	Trap on integer condition code	Trap never
	tne	software_trap_number	Note: Trap numbers 16-31 are reserved for the user. Currently-defined trap numbers are those defined in /usr/include/sys/trap.h	Synonym: tnz
	te	software_trap_number		Synonym: tz
	tg	software_trap_number		
	tle	software_trap_number		
	tge	software_trap_number		
	tl	software_trap_number		
	tgu	software_trap_number		
	tleu	software_trap_number		
	tlu	software_trap_number		Synonym: tcs
	tgeu	software_trap_number		Synonym: tcc
	tpos	software_trap_number		
	tneg	software_trap_number		
	tvc	software_trap_number		Synonym: t
	tvs	software_trap_number		
	ta	software_trap_number		
TADDcc	taddcc	reg _{rs1} , reg_or_imm, reg _{rd}	Tagged add and modify icc	
TSUBcc TADDccTV	tsubcc taddcctv	reg _{rs1} , reg_or_imm, reg _{rd} reg _{rs1} , reg_or_imm, reg _{rd}	Tagged add and modify icc and trap on overflow	
TSUBccTV	tsubcctv	reg _{rs1} , reg_or_imm, reg _{rd}		



Table 5-3 SPARC to Assembly Language Mapping (Continued)

Opcode	Mnemonic	Argument List	Operation	Comments
UDIV UDIVcc	udiv udivcc	reg _{rs1} , reg_or_imm, reg _{rd} reg _{rs1} , reg_or_imm, reg _{rd}	Unsigned divide Unsigned divide and modify icc	
UMUL	umul	reg _{rs1} , reg_or_imm, reg _{rd}	Unsigned multiply	
UMULCC	umulcc	reg _{rs1} , reg_or_imm, reg _{rd}	Unsigned multiply and modify	
UNIMP	unimp	const22	Illegal instruction	
WRASR WRY WRPSR WRWIM WRTBR	wr wr wr wr	reg_or_imm, %asrn _{rs1} reg _{rs1} , reg_or_imm, %y reg _{rs1} , reg_or_imm, %psr reg _{rs1} , reg_or_imm, %wim reg _{rs1} , reg_or_imm, %tbr		See synthetic instructions See synthetic instructions See synthetic instructions See synthetic instructions
XNOR XNORCC	xnor xnorcc	reg _{rs1} , reg_or_imm, reg _{rd} reg _{rs1} , reg_or_imm, reg _{rd}	Exclusive nor	
XOR XORcc	xor xorcc	reg _{rs1} , reg_or_imm, reg _{rd} reg _{rs1} , reg_or_imm, reg _{rd}	Exclusive or	

Floating-Point Instruction

Table 5-4 shows floating-point instructions. In cases where more than numeric type is involved, each instruction in a group is described; otherwise, only the first member of a group is described.

Table 5-4 Floating-Point Instructions

SPARC	Mnemonic*	Argument List	Description
FiTOs	fitos	freg _{rs2} , freg _{rd}	Convert integer to single
FiTOd	fitod	freg _{rs2} , freg _{rd}	Convert integer to double
FiTOq	fitoq	freg _{rs2} , freg _{rd}	Convert integer to quad
FsTOi	fstoi	freg _{rs2} , freg _{rd}	Convert single to integer
FdTOi	fdtoi	freg _{rs2} , freg _{rd}	Convert double to integer
FqTOi	fqtoi	freg _{rs2} , freg _{rd}	Convert quad to integer
FsTOd	fstod	freg _{rs2} , freg _{rd}	Convert single to double
FsTOq	fstoq	freg _{rs2} , freg _{rd}	Convert single to quad
FdT0s	fdtos	freg _{rs2} , freg _{rd}	Convert double to single
FdT0q	fdtoq	freg _{rs2} , freg _{rd}	Convert double to quad
FqT0d	fqtod	freg _{rs2} , freg _{rd}	Convert quad to double
FqT0s	fqtos	freg _{rs2} , freg _{rd}	Convert quad to single
FMOVs	fmovs	freg _{rs2} , freg _{rd}	Move
FNEGs	fnegs	freg _{rs2} , freg _{rd}	Negate
FABSs	fabss	freg _{rs2} , freg _{rd}	Absolute value
FSQRTs	fsqrts	freg _{rs2} , freg _{rd}	Square root
FSQRTd	fsqrtd	freg _{rs2} , freg _{rd}	
FSQRTq	fsqrtq	freg _{rs2} , freg _{rd}	
FADDs	fadds	freg _{rs1} , freg _{rs2} , freg _{rd}	Add
FADDd	faddd	freg _{rs1} , freg _{rs2} , freg _{rd}	
FADDq	faddq	freg _{rs1} , freg _{rs2} , freg _{rd}	

^{*} Types of Operands are denoted by the following lower-case letters:

i integer

s single

d double

q quad

Table 5-4 Floating-Point Instructions (Continued)

SPARC	Mnemonic*	Argument List	Description
FSUBs	fsubs	freg _{rs1} , freg _{rs2} , freg _{rd}	Subtract
FSUBd	fsubd	freg _{rs1} , freg _{rs2} , freg _{rd}	
FSUBq	fsubq	freg _{rs1} , freg _{rs2} , freg _{rd}	
FMULs	fmuls	freg _{rs1} , freg _{rs2} , freg _{rd}	Multiply
FMULd	fmuld	freg _{rs1} , freg _{rs2} , freg _{rd}	
FMULq	fmulq	freg _{rs1} , freg _{rs2} , freg _{rd}	
FdMULq	fmulq	freg _{rs1} , freg _{rs2} , freg _{rd}	Multiply double to quad
FsMULd	fsmuld	freg _{rs1} , freg _{rs2} , freg _{rd}	Multiply single to double
FDIVs	fdivs	freg _{rs1} , freg _{rs2} , freg _{rd}	Divide
FDIVd	fdivd	freg _{rs1} , freg _{rs2} , freg _{rd}	
FDIVq	fdivq	freg _{rs1} , freg _{rs2} , freg _{rd}	
FCMPs FCMPd FCMPq FCMPEs	fcmps fcmpd fcmpq fcmpes	freg _{rs1} , freg _{rs2}	Compare, generate exception if
FCMPEd FCMPEq	fcmped fcmpeq	freg _{rs1} , freg _{rs2} freg _{rs1} , freg _{rs2}	not ordered

^{*} Types of Operands are denoted by the following lower-case letters:

Coprocessor Instructions

All *coprocessor-operate* (cpop*n*) instructions take all operands from and return all results to coprocessor registers. The data types supported by the coprocessor are coprocessor-dependent. Operand alignment is also coprocessor-dependent. Coprocessor-operate instructions are described in Table 5-5.

If the EC (PSR_enable_coprocessor) field of the processor state register (PSR) is 0, or if a coprocessor is not present, a cpop*n* instruction causes a *cp_disabled* trap.

i integer

s single

d double

q quad

The conditions that cause a $\it cp_exception$ trap are coprocessor-dependent.

Table 5-5 Coprocessor-Operate Instructions

SPARC	Mnemonic	Argument List	Name	Comments
CPop1	cpop1	opc, reg _{rs1} , reg _{rs2} , reg _{rd}	Coprocessor operation	
CPop2	cpop2	opc, reg _{rs1} , reg _{rs2} , reg _{rd}	Coprocessor operation	May modify ccc

Synthetic Instructions

Table 5-6 describes the mapping of synthetic instructions to hardware instructions.

Table 5-6 Synthetic Instruction to Hardware Instruction Mapping

Synthetic Instruction		Hardware I	Equivalent(s)	Comment
btst bset bclr btog	reg_or_imm, reg _{rs1} reg_or_imm, reg _{rd} reg_or_imm, reg _{rd} reg_or_imm, reg _{rd}	andcc or andn xor	reg _{rs1} , reg_or_imm, %g0 reg _{rd} , reg_or_imm, reg _{rd} reg _{rd} , reg_or_imm, reg _{rd} reg _{rd} , reg_or_imm, reg _{rd}	Bit test Bit set Bit clear Bit toggle
call	reg_or_imm	jmpl	reg_or_imm, %o7	
clr clrb clrh clr	reg _{rd} [address] [address] [address]	or stb sth st	%g0, %g0, reg _{rd} %g0, [address] %g0, [address] %g0, [address]	Clear (zero) register Clear byte Clear halfword Clear word
cmp	reg, reg_or_imm	subcc	reg _{rs1} , reg_or_imm, %g0	Compare
dec dec deccc deccc	reg _{rd} const13, reg _{rd} reg _{rd} const13, reg _{rd}	sub sub subcc subcc	reg _{rd} , 1, reg _{rd} reg _{rd} , const13, reg _{rd} reg _{rd} , 1, reg _{rd} reg _{rd} , const13, reg _{rd}	Decrement by 1 Decrement by const13 Decrement by 1 and set icc Decrement by const13 and set icc



Table 5-6 Synthetic Instruction to Hardware Instruction Mapping (Continued)

Synthetic Instruction		Hardware Ed	quivalent(s)	Comment
inc	reg _{rd}	add	reg _{rd} , 1, reg _{rd}	Increment by 1
inc	const13, reg _{rd}	add	reg _{rd} , const13, reg _{rd}	Increment by const13
inccc	reg_{rd}	addcc	reg _{rd} , 1, reg _{rd}	Increment by 1
				and set icc
inccc	const13, reg _{rd}	addcc	reg _{rd} , const13, reg _{rd}	Increment by
				const13 and
				set icc
jmp	address	jmpl	address, %g0	
mov	reg_or_imm,reg _{rd}	or	%g0, reg_or_imm, reg _{rd}	
mov	%y, reg _{rs1}	rd	%y, reg _{rs1}	
mov	%psr, reg _{rs1}	rd	%psr, reg _{rs1}	
mov	%wim, reg _{rs1}	rd	%wim, reg _{rs1}	
mov	%tbr, reg _{rs1}	rd	%tbr, reg _{rs1}	
mov	reg_or_imm, %y	wr	%g0,reg_or_imm,%y	
mov	<i>reg_or_imm</i> , %psr	wr	%g0,reg_or_imm,%psr	
mov	<i>reg_or_imm</i> , %wim	wr	%g0,reg_or_imm,%wim	
mov	reg_or_imm, %tbr	wr	%g0,reg_or_imm,%tbr	
not	reg _{rs1} , reg _{rd}	xnor	reg _{rs1} , %g0, reg _{rd}	One's complement
not	$\mathrm{reg}_{\mathrm{rd}}$	xnor	reg _{rd} , %g0, <i>reg</i> _{rd}	One's complement
neg	reg_{rs1} , reg_{rd}	sub	%g0, reg_{rs2} , reg_{rd}	Two's complement
neg	$\mathit{reg}_{\mathrm{rd}}$	sub	$%g0, reg_{rd}, reg_{rd}$	Two's complement
restore		restore	%g0, %g0, %g0	Trivial restore
save		save	%g0, %g0, %g0	Trivial save
				trivial save should onl
				be used in supervisor
				code!
set	value,reg _{rd}	or	%g0, value, reg _{rd}	if -4096 ≤ <i>value</i> ≤ 4095
set	value,reg _{rd}	sethi	%hi <i>(value), reg</i> rd	if ((value & 0x3ff) ==
set	value,reg _{rd}	sethi	%hi <i>(value), reg_{rd};</i>	otherwise
		or	reg _{rd} , %lo(value), reg _{rd}	Do not
				use the set synthetic
				instruction in an
				instruction delay
				slot.

Table 5-6 Synthetic Instruction to Hardware Instruction Mapping (Continued)

Synthetic Instruction		Hardware Equivalent(s)		Comment
skipz skipnz		bnz,a .+8 bz,a .+8		if z is set, ignores next instruction if z is not set, ignores next instruction
tst	reg	orcc	reg _{rs1} , %g0, %g0	test



Pseudo-Operations



The pseudo-operations listed in this appendix are supported by the SPARC assembler.

Alphabetized Listing with Descriptions

```
Turns off the effect of the preceding .noalias pseudo-op. (Compiler-generated only.)

.align boundary
Aligns the location counter on a boundary where (("location counter" mod boundary)==0); boundary may be any power of 2.

.ascii string [, string"]
Generates the given sequence(s) of ASCII characters.

.asciz string [, string]*
Generates the given sequence(s) of ASCII characters. This pseudo-op appends a null (zero) byte to each string.

.byte 8bitval [, 8bitval]*
Generates (a sequence of) initialized bytes in the current segment.
```



- .common symbol, size [, sect_name] [, alignment]
 - Provides a tentative definition of *symbol*. *Size* bytes are allocated for the object represented by *symbol*.
 - If the symbol is not defined in the input file and is declared to be *local* to the file, the symbol is allocated in <code>sect_name</code> and its location is optionally aligned to a multiple of <code>alignment</code>. If <code>sect_name</code> is not given, the symbol is allocated in the uninitialized data section (<code>bss</code>). Currently, only <code>.bss</code> is supported for the section name. (.data is not currently supported.)
 - If the symbol is not defined in the input file and is declared to be *global*, the SPARC link editor allocates storage for the symbol, depending on the definition of *symbol_name* in other files. Global is the default binding for common symbols.
 - If the symbol is defined in the input file, the definition specifies the location of the symbol and the tentative definition is overridden.

.double Orfloatval [, Orfloatval]*

Generates (a sequence of) initialized double-precision floating-point values in the current segment. *floatval* is a string acceptable to atof(3); that is, an optional sign followed by a non-empty string of digits with optional decimal point and optional exponent.

.empty

Suppresses assembler complaints about the next instruction presence in a delay slot when used in the delay slot of a Control Transfer Instruction (CTI).

Some instructions should not be in the delay slot of a CTI. See the SPARC Architecture Manual for details.

.file string

Creates a symbol table entry where *string* is the symbol name and STT_FILE is the symbol table type. *string* specifies the name of the source file associated with the object file.

```
.global symbol [, symbol]*
.globl symbol [, symbol]*
```

Declares each *symbol* in the list to be global; that is, each symbol is either defined externally or defined in the input file and accessible in other files; default bindings for the symbol are overridden.

- A global symbol definition in one file will satisfy an undefined reference to the same global symbol in another file.
- Multiple definitions of a defined global symbol is not allowed. If a defined global symbol has more than one definition, an error will occur.
- A global psuedo-op oes not need to occur before a definition, or tentative definition, of the specified symbol.

Note – This pseudo-op by itself does not define the symbol.

```
.half 16bitval [, 16bitval]*
```

Generates (a sequence of) initialized halfwords in the current segment. The location counter must already be aligned on a halfword boundary (use .align 2).

```
.ident string
```

Generates the null terminated string in a comment section. This operation is equivalent to:

```
.pushsection .comment
.asciz string
.popsection
```

```
.local symbol [, symbol]*
```

Declares each *symbol* in the list to be local; that is, each symbol is defined in the input file and not accessible in other files; default bindings for the symbol are overridden. These symbols take precedence over *weak* and *global* symbols.

Since local symbols are not accessible to other files, local symbols of the same name may exist in multiple files.

Pseudo-Operations 47



Note – This pseudo-op by itself does not define the symbol.

.noalias %reg1, %reg2

%reg1 and %reg2 will not alias each other (that is, point to the same destination) until a .alias pseudo-op is issued. (Compiler-generated only.)

.nonvolatile

Defines the end of a block of instruction. The instructions in the block may not be permuted. This pseudo-op has no effect if:

- The block of instruction has been previously terminated by a Control Transfer Instruction (CTI) or a label
- There is no preceding .volatile pseudo-op

.optim string

This pseudo-op changes the optimization level of a particular function. (Compiler-generated only.)

.popsection

Removes the top section from the section stack. The new section on the top of the stack becomes the current section. This pseudo-op and its corresponding .pushsection command allow you to switch back and forth between the named sections.

.proc n

Signals the beginning of a *procedure* (that is, a unit of optimization) to the peephole optimizer in the SPARC assembler; *n* specifies which registers will contain the return value upon return from the procedure. (Compilergenerated only.)

.pushsection sect_name [, attributes]

Moves the named section to the top of the section stack. This new top section then becomes the current section. This pseudo-op and its corresponding .popsection command allow you to switch back and forth between the named sections.

```
.quad Orfloatval [, Orfloatval]*
```

Generates (a sequence of) initialized quad-precision floating-point values in the current segment. *floatval* is a string acceptable to atof(3); that is, an optional sign followed by a non-empty string of digits with optional decimal point and optional exponent.

 $\mbox{\bf Note}$ – The $% \mbox{\bf Line}$. quad-command currently generates quad-precision values with only double-precision significance.

```
.reserve symbol, size [, sect_name [, alignment]]
```

Defines *symbol*, and reserves *size* bytes of space for it in the *sect_name*. This operation is equivalent to:

```
.pushsection sect_name
.align alignment
symbol:
.skip size
.popsection
```

If a section is not specified, space is reserved in the current segment.

```
.section section_name [, attributes]
```

Makes the specified section the current section.

The assembler maintains a section stack which is manipulated by the section control directives. The current section is the section that is currently on top of the stack. This pseudo-op changes the top of the section stack.

• If *section_name* does not exist, a new section with the specified name and attributes is created.

Pseudo-Operations 49



• If section_name is a non-reserved section, attributes must be included the first time it is specified by the .section directive.

See the sections "Predefined User Sections" and "Predefined Non-User Sections" in Chapter 3, "Executable and Linking Format," for a detailed description of the reserved sections. See Table 3-2 in Chapter 3, "Executable and Linking Format," for a detailed description of the section attribute flags.

Attributes can be:

```
#write | #alloc | #execinstr
```

```
.seg section_name
```

Note – This pseudo-op is currently supported for compatibility with existing SunOS 4.1 SPARC assembly language programs. This pseudo-op has been replaced by the .section pseudo-op.

Changes the current section to one of the predefined user sections. The assembler will interpret the following SunOS 4.1 SPARC assembly directive:

```
.seg text, .seg data, .seg datal, .seg bss,
```

to be the same as the following SunOS 5.x SPARC assembly directive:

```
.section .text, .section .data, .section .data1, .section .bss.
```

Predefined user section names are changed in SunOS 5.x.

```
.single Orfloatval [, Orfloatval]*
```

Generates (a sequence of) initialized single-precision floating-point values in the current segment.

Note – This operation does not align automatically.

- .size symbol, expr
 - Declares the symbol size to be expr. expr must be an absolute expression.
- .skip n

Increments the location counter by *n*, which allocates *n* bytes of empty space in the current segment.

.stabn <various parameters>

The pseudo-op is used by Solaris 2.x SPARCompilers only to pass debugging information to the symbolic debuggers.

.stabs <various parameters>

The pseudo-op is used by Solaris 2.*x* SPARCompilers only to pass debugging information to the symbolic debuggers.

.type symbol, type

Declares the type of symbol, where *type* can be:

```
#object
#function
#no_type
```

See Table 3-6 in Chapter 3, "Executable and Linking Format," for detailed information on symbols.

.uahalf 16bitval [, 16bitval]*

Generates a (sequence of) 16-bit value(s).

Note – This operation does not align automatically.

.uaword 32bitval [, 32bitval]*

Generates a (sequence of) 32-bit value(s).

Note – This operation does not align automatically.

Pseudo-Operations 51



.version string

Identifies the minimum assembler version necessary to assemble the input file. You can use this pseudo-op to ensure assembler-compiler compatibility. If *string* indicates a newer version of the assembler than this version of the assembler, a fatal error message is displayed and the SPARC assembler exits.

.volatile

Defines the beginning of a block of instruction. The instructions in the section may not be changed. The block of instruction should end at a .nonvolatile pseudo-op and should not contain any Control Transfer Instructions (CTI) or labels. The volatile block of instructions is terminated after the last instruction preceding a CTI or label.

```
.weak symbol [, symbol]
```

Declares each *symbol* in the list to be defined either externally, or in the input file and accessible to other files; default bindings of the symbol are overridden by this directive.

Note the following:

- A weak symbol definition in one file will satisfy an undefined reference to a global symbol of the same name in another file.
- Unresolved *weak* symbols have a default value of zero; the link editor does not resolve these symbols.
- If a *weak* symbol has the same name as a defined *global* symbol, the weak symbol is ignored and no error results.

Note – This pseudo-op does not itself define the symbol.

```
.word 32bitval [, 32bitval]*
```

Generates (a sequence of) initialized words in the current segment.

Note – This operation does not align automatically.

```
.xstabs <various parameters>
```

The pseudo-op is used by Solaris 2.x SPARCompilers only to pass debugging information to the symbolic debuggers.

symbol =expr

Assigns the value of expr to symbol.

Pseudo-Operations 53



Examples of Pseudo-Operations



This chapter shows some examples of ways to use various pseudo-ops.

Example 1

This example shows how to use the following pseudo-ops to specify the bindings of variables in C:

```
common, .global, .local, .weak
```

The following C definitions/declarations:

```
int foo1 = 1;
#pragma weak foo2 = foo1
static int foo3;
static int foo4 = 2;
```



can be translated into the following assembly code:

Code Example B-1

```
.pushsection".data"
   .globalfoo1! int foo1 = 1
   .align4
foo1:
   .word0x1
   .type fool,#object ! fool is of type data object,
   .size fool,4 ! with size = 4 bytes
   .weak
             foo2
                       ! #pragma weak foo2 = foo1
   foo2 = foo1
   .local
            foo3
                       ! static int foo3
   .common foo3,4,4
   .align
                       ! static int foo4 = 2
  foo4:
   .word
            0x2
            foo4,#object
   .type
            foo4,4
   .size
   .popsection
```

Example 2

This example shows how to use the pseudo-op .ident to generate a string in the .comment section of the object file for identification purposes.

```
.ident "acomp: (CDS) SPARCompilers 2.0 alpha4 12 Aug 1991"
```

Example 3

The pseudo-ops shown in this example are .align, .global, .type, and .size.

The following C subroutine:

```
int sum(a, b)
   int a, b;
{
   return(a + b);
}
```

can be translated into the following assembly code:

```
.section
               ".text"
    .global
               sum
    .align
               4
sum:
   retl
   add
           %00,%01,%00
                          ! (a + b) is done in the
                           ! delay slot of retl
    .type
           sum, #function ! sum is of type function
    .size
           sum,.-sum
                          ! size of sum is the diff
                          ! of current location
                          ! counter and the initial
                          ! definition of sum
```

Example 4

The pseudo-ops shown in this example are .section, .ascii, and .align. The example calls the printf function to output the string "hello world".

```
.section
              ".data1"
   .align 4
.L16:
   .ascii "hello world\n\0"
             ".text"
   .section
   .global
             main
main:
   save %sp,-96,%sp
   set .L16,%o0
        printf,1
   call
   nop
   restore
```

Example 5

This example shows how to use the .volatile and .nonvolatile pseudoops to protect a section of handwritten asembly code from peephole optimization.

```
.volatile
t 0x24
std %g2, [%o0]
retl
nop
.nonvolatile
```

Using the Assembler Command Line



This appendix is organized into the following secitons:

Assembler Command Line	page 59
Assembler Command Line Options	page 60
Disassembling Object Code	page 63

Assembler Command Line

You invoke the assembler command line as follows:

```
as [options] [inputfile] ...
```

Note – The language drivers (such as *cc* and *f77*) invoke the assembler command line with the fbe command. You can use either the as or fbe command to invoke the assembler command line.

The as command translates the assembly language source files, *inputfile*, into an executable object file, *objfile*. The SPARC assembler recognizes the filename argument *hyphen* (-) as the standard input. It accepts more than one file name on the command line. The input file is the concatenation of all the specified files. If an invalid option is given or the command line contains a syntax error, the SPARC assembler prints the error (including a synopsis of the command line syntax and options) to standard error output, and then terminates.



The SPARC assembler supports macros, #include files, and symbolic substitution through use of the C preprocessor *cpp*. The assembler invokes the preprocessor before assembly begins if it has been specified from the command line as an option. (See the -P option.)

Assembler Command Line Options

-b

This option generates extra symbol table information for the source code browser.

- If the as command line option -P is set, the cpp preprocessor also collects browser information.
- If the as command line option -m is set, this option is ignored as the m4 macro processor does not generate browser data.

For more information about the SPARCworks SourceBrowser, see the *Browsing Source Code* manual.

- -Dname
- -Dname=def

When the -P option is in effect, these options are passed to the cpp preprocessor without interpretation by the as command; otherwise, they are ignored.

-Ipath

When the $\neg P$ option is in effect, this option is passed to the cpp preprocessor without interpretation by the as command; otherwise, it is ignored.

-K PIC

This option generates position-independent code. This option has the same functionality as the -k option under the SunOS 4.1 SPARC assembler.

Note - -K PIC and -K pic are equivalent.

-L

Saves all symbols, including temporary labels that are normally discarded to save space, in the ELF symbol table.

-m

This option runs m4 macro preprocessing on input. The m4 preprocessor is more powerful than the C preprocessor (invoked by the -P option), so it is more useful for complex preprocessing. See the m4(1) man page for more information about the m4 macro-processor.

-n

Suppress all warnings while assembling.

-o outfile

Takes the next argument as the name of the output file to be produced. By default, the .s suffix, if present, is removed from the input file and the .o suffix is appended to form the ouput file name.

-P

Run *cpp*, the C preprocessor, on the files being assembled. The preprocessor is run separately on each input file, not on their concatenation. The preprocessor output is passed to the assembler.

 $-Q\{y|n\}$

This option produces the "assembler version" information in the comment section of the output object file if the y option is specified; if the n option is specified, the information is suppressed.

-a

This option causes the assembler to perform a quick assembly. Many error-checks are not performed when $\mbox{-} \mbox{\bf q}$ is specified.

Note – This option disables many error checks. It is recommended that you do *not* use this option to assemble handwritten assembly language.

-S[a|C]

Produces a disassembly of the emitted code to the standard output.



- Adding the character *a* to the option appends a comment line to each assembly code which indicates its relative address in its own section.
- Adding the character "C" to the option prevents comment lines from appearing in the output.

-8

This option places all stabs in the ".stabs" section. By default, stabs are placed in "stabs.excl" sections, which are stripped out by the static linker ld during final execution. When the -s option is used, stabs remain in the final executable because ".stab" sections are not stripped out by the static linker ld.

-T

This is a migration option for SunOS 4.1 assembly files to be assembled on SunOS 5.*x* systems. With this option, the symbol names in SunOS 4.1 assembly files will be interpreted as SunOS 5.*x* symbol names. This option can be used in conjunction with the –S option to convert SunOS 4.1 assembly files to their corresponding SunOS 5.*x* versions.

-Uname

When the $\neg P$ option is in effect, this option is passed to the cpp preprocessor without interpretation by the as command; otherwise, it is ignored.

-V

This option writes the version information on the standard error output.

-xarch=v7

This option instructs the assembler to accept instructions defined in the SPARC version 7 (V7) architecture. The resulting object code is in ELF format.

-xarch=v8

This option instructs the assembler to accept instructions defined in the SPARC-V8 architecture. The resulting object code is in ELF format. This is the default choice of the -xarch= options.

-xarch=v8a

This option instructs the assembler to accept instructions defined in the SPARC-V8 architecture, less the fsmuld instruction. The resulting object code is in ELF format.

-xarch=v8plus

This option instructs the assembler to accept instructions defined in the SPARC-V9 architecture. The resulting object code is in ELF format, marked to indicate that it uses V9 instructions. It will not execute on a system with a V8 processor under a Solaris operating environment. It will execute on a system with a V9 processor under a Solaris operating environment. For more information regarding SPARC-V9 instructions, see Appendix E, "SPARC-V9 Instruction Set."

-xarch=v8plusa

This option instructs the assembler to accept instructions defined in the SPARC-V9 architecture, plus the instructions in the Visual Instruction Set (VIS). The resulting object code is in ELF format, marked to indicate that it uses V9/VIS instructions. It will not execute on a system with a V8 processor under a Solaris operating environment. It will execute on a system with a V9 processor under a Solaris operating environment. For more information about VIS instructions, see the "UltraSPARC Programmer's Reference Manual" and the "UltraSPARC User's Guide."

Disassembling Object Code

The dis program is the object code disassembler for ELF. It produces an assembly language listing of the object file. For detailed information about this function, see the man page dis(1).



An Example Language Program



The following code shows an example C language program; the second example code shows the corresponding assembly code generated by SPARCompiler C 3.0.2 that runs on the Solaris 2.x operating environment. Comments have been added to the asembly code to show correspondence to the C code.



The following C Program computes the first *n* Fibonacci numbers:

Figure D-1 C Program Example Source

```
/* a simple program computing the first n Fibonacci numbers */
extern unsigned * fibonacci();
#define MAX_FIB_REPRESENTABLE 49
/* compute the first n Fibonacci numbers */
unsigned * fibonacci(n)
     int n;
  static unsigned fib_array[MAX_FIB_REPRESENTABLE] = {0,1};
  unsigned prev_number = 0;
  unsigned curr_number = 1;
  if (n >= MAX_FIB_REPRESENTABLE) {
   printf("Fibonacci(%d) cannot be represented in a 32 bit word\n", n);
    exit(1);
  for (i = 2; i < n; i++) {
   fib_array[i] = prev_number + curr_number;
   prev_number = curr_number;
    curr_number = fib_array[i];
 return(fib_array);
main()
  int n, i;
  unsigned * result;
 printf("Fibonacci(n):, please enter n:\n");
  scanf("%d", &n);
 result = fibonacci(n);
  for (i = 1; i <= n; i++)
   printf("Fibonacci (%d) is %u\n", i, *result++);
```

The C SPARCompiler generates the following assembler output for the Fibonacci number C source. Annotation has been added to help you understand the code.

Figure D-2 Assembler Output From C Source

```
a simple program computing the first n Fibonacci numbers,
!
   showing various pseudo-operations, sparc instructions, synthetic instructions
  pseudo-operations: .align, .ascii, .file, .global, .ident, .proc, .section,
                                                .size, .skip, .type, .word
                         add, bg, bge, bl, ble, ld, or, restore, save, sethi, st
   sparc instructions:
!
   synthetic instructions: call, cmp, inc, mov, ret
!
                   "fibonacci.c"
   .file
                                              ! the original source file name
   .section
                   ".text"
                                              ! text section (executable instructions)
                   79
                                              ! subroutine fibonacci, it's return
   .proc
                                              ! value will be in %i0
   .global
                   fibonacci
                                              ! fibonacci() can be referenced
                                              ! outside this file
   .align
                                              ! align the beginning of this section
                                              ! to word boundary
fibonacci:
                   %sp,-96,%sp
                                              ! create new stack frame and register
   save
                                              ! window for this subroutine
   if (n >= MAX_FIB_REPRESENTABLE) { */
                                              ! note, C style comment strings are
                                              ! also permitted
                                              ! n >= MAX_FIB_REPRESENTABLE ?
                   %i0,49
   cmp
                                              ! note, n, the 1st parameter to
                                              ! fibonacci(), is stored in %i0 upon
                                              ! entry
   bl
                   .L77003
                   0,%i2
                                              ! initialization of variable
   mov
                                              ! prev_number is executed in the
                                              ! delay slot
/* printf("Fibonacci(%d) cannot be represented in a 32 bits word\n", n); */
                                              ! if branch not taken, call printf(),
                   %hi(.L20),%o0
   sethi
                   %00,%lo(.L20),%00
                                              ! set up 1st, 2nd argument in %o0, %o1;
   or
   call
                   printf,2
                                              ! the ",2" means there are 2 out
                                              ! registers used as arguments
   mov
                   %i0,%o1
/* exit(1); */
                   exit,1
   call
                   1,%00
   mov
.L77003:
                                              ! initialize variables before the loop
/* for (i = 2; i < n; i++) { */
                   1,%i4
                                              ! curr_number = 1
   mov
```

$\equiv D$

```
! i = 2
   mov
                   2,%i3
                   %i3,%i0
                                              ! i <= n?
   cmp
                                              ! if not, return
                   .L77006
   bge
                   %hi(.L16+8),%o0
                                              ! use %i5 to store &fib_array[i]
   sethi
                   %o0,%lo(.L16+8),%i5
   add
                                              ! loop body
. LY1:
/* fib_array[i] = prev_number + curr_number; */
                   %i2,%i4,%i2
                                             ! fib_array[i] = prev_number+curr_number
   add
   st
                   %i2,[%i5]
/* prev_number = curr_number; */
                                             ! prev_number = curr_number
   mov
                   %i4,%i2
/* curr_number = fib_array[i]; */
                  1d
                                              ! curr_number = fib_array[i]
   inc
                   %i3
                                              ! i++
                                              ! i <= n?
                   %i3,%i0
   cmp
                                              ! if yes, repeat loop
   bl
                   .LY1
                                              ! increment ptr to fib_array[]
   inc
                   4,%i5
.L77006:
/* return(fib_array); */
  sethi
                   %hi(.L16),%o0
                                             ! return fib_array in %i0
   add
                   %00,%lo(.L16),%i0
   ret
   restore
                                              ! destroy stack frame and register
                                              ! window
                   fibonacci, #function
                                              ! fibonacci() is of type function
   .type
   .size
                   fibonacci,(.-fibonacci)
                                              ! size of function:
                                              ! current location counter minus
                                              ! beginning definition of function
   .proc
                  18
                                              ! main program
   .global
                  main
   .align
main:
                                             ! create stack frame for main()
                  %sp,-104,%sp
   save
/* printf("Fibonacci(n):, please input n:\n"); */
                  %hi(.L31),%o0
                                             ! call printf, with 1st arg in %00
   sethi
   call
                   printf,1
   or
                   %00,%lo(.L31),%00
/* scanf("%d", &n); */
   sethi
                   %hi(.L33),%o0
                                             ! call scanf, with 1st arg, in %00
                   %00,%lo(.L33),%o0
                                            ! move 2nd arg. to %o1, in delay slot
   or
   call
                   scanf,2
                   %fp,-4,%o1
   add
/* result = fibonacci(n); */
                  fibonacci,1
   call
   1 d
                   [%fp-4],%o0
                                              ! some initializations before the for-
                                              ! loop, put the variables in registers
/* for (i = 1; i <= n; i++) */
   mov
                   1,%i5
                                              ! %i5 <-- i
                                              ! %i4 <-- result
                   %o0,%i4
   mov
```

```
! %i2 <-- format string for printf
   sethi
                  %hi(.L38),%o0
   add
                   %o0,%lo(.L38),%i2
   ld
                  [%fp-4],%o0
                                             ! test if (i <= n) ?
                  %i5,%o0
                                             ! note, n is stored in [%fp-4]
   cmp
                   .LE27
  bg
  nop
                                             ! loop body
/* printf("Fibonacci (%d) is %u\n", i, *result++); */
                                             ! call printf, with (*result) in %o2,
   ld
                  [%i4],%o2
                  %i5,%o1
                                             ! i in %ol, format string in %o0
  mov
   call
                  printf,3
   mov
                   %i2,%o0
                  %i5
   inc
                                             ! i++
   ld
                  [%fp-4],%o0
                                             ! i <= n?
   cmp
                  %i5,%o0
  ble
                  .LY2
   inc
                  4,%i4
                                             ! result++
.LE27:
  ret
  restore
                  main, #function
                                            ! type and size of main
  .type
   .size
                  main,(.-main)
  .section ".data"
                                              ! switch to data section
                                              ! (contains initialized data)
   .aliqn
.T.16:
/* static unsigned fib_array[MAX_FIB_REPRESENTABLE] = {0,1}; */
                                             ! initialization of first 2 elements
  .aliqn
                  0
   .word
                                              ! of fib_array[]
                  4
   .align
   .word
                  1
   .skip
                                             ! storage allocation for the rest of
                  .L16,#object
   .type
                                              ! fib_array[]
   .section ".data1"
                                              ! the ascii string data are entered
                                              ! into the .datal section;
                                              ! #alloc: memory would be allocated
                                                  for this section during run time
                                              !
                                              ! #write: the section contains data
                                                  that is writeable during process
                                                   execution
   .align
.L20:
                                             ! ascii strings used in the printf stmts
                   "Fibonacci(%d) cannot be represented in a 32 bit w"
   .ascii
   .ascii
                   "ord\n\0"
                                              ! align the next ascii string to word
   .align
                                              ! boundary
.L31:
   .ascii
                  "Fibonacci(n):, please enter n:\n\0"
   .align
```



SPARC-V9 Instruction Set



This appendix describes changes made to the SPARC instruction set due to the SPARC-V9 architecture. Application software for the 32-bit SPARC-V8 (Version8) architecture can execute, unchanged, on SPARC-V9 systems.

This appendix is organized into the following sections:

SPARC-V9 Changes	page 71
SPARC-V9 Instruction Set Changes	page 74
SPARC-V9 Instruction Set Mapping	page 77
SPARC-V9 Floating-Point Instruction Set Mapping	page 85
SPARC-V9 Synthetic Instruction-Set Mapping	page 87
SPARC-V9 Instruction Set Extensions	page 89

SPARC-V9 Changes

The SPARC-V9 architecture differs from SPARC-V8 architecture in the following areas, expanded below: registers, alternate space access, byte order, and instruction set.



Registers

These registers have been deleted:

Table E-1 Deleted SPARC-V8 Privileged Registers

PSR	Processor State Register
TBR	Trap Base Register
WIM	Window Invalid Mask

These registers have been widened from 32 to 64 bits:

Table E-2 Registers Widened from 32 to 64 bits

Integer registers	
All state registers	FSR, PC, nPC, and Y

Note – FSR Floating-Point State Register: *fcc1*, *fcc2*, and *fcc3* (added floating-point condition code) bits are added and the register widened to 64-bits.

These SPARC-V9 registers are within a SPARC-V8 register field:

Table E-3 SPARC-V9 Registers Within a SPARC-V8 Register Field

CCR	Condition Codes Register
CWP	Current Window Pointer
PIL	Processor Interrupt Level
TBA	Trap Base Address
TT[MAXTL]	Тгар Туре
VER	Version

These are registers that have been added.

Table E-4 Registers That have Been Added

ASI	Address Space Identifier
CANRESTORE	Restorable Windows
CANSAVE	Savable windows

Table E-4 Registers That have Been Added (Continued)

CLEANWIN	Clean Windows
FPRS	Floating-point Register State
OTHERWIN	Other Windows
PSTATE	Processor State
TICK	Hardware clock tick-counter
TL	Trap Level
TNPC[MAXTL]	Trap Next Program Counter
TPC[MAXTL]	Trap Program Counter
TSTATE[MAXTL]	Trap State
WSTATE	Windows State

Also, there are sixteen additional double-precision floating-point registers, f[32] .. f[62]. These registers overlap (and are aliased with) eight additional quadprecision floating-point registers, f[32] .. f[60]

The SPARC-V9, CWP register is decremented during a RESTORE instruction, and incremented during a SAVE instruction. This is the opposite of PSR.CWP's behavior in SPARC-V8. This change has no effect on nonprivileged instructions.

Alternate Space Access

Load- and store-alternate instructions to one-half of the alternate spaces can now be included in user code. In SPARC-V9, loads and stores to ASIs 00_{16} .. $7f_{16}$ are privileged; those to ASIs 80_{16} .. FF_{16} are nonprivileged. In SPARC-V8, access to alternate address spaces is privileged.

Byte Order

SPARC-V9 supports both little- and big-endian byte orders for data accesses only; instruction accesses are always performed using big-endian byte order. In SPARC-V8, all data and instruction accesses are performed in big-endian byte order.



SPARC-V9 Instruction Set Changes

Application software written for the SPARC-V8 processor runs unchanged on a SPARC-V9 processor.

Extended Instruction Definitions to Support the 64-bit Model

Table E-5 Extended Instruction Definitions for 64-bit Model

FCMP, FCMPE	Floating-Point Compare—can set any of the four floating-point condition codes.
LDFSR, STFSR	Load/Store FSR- only affect low-order 32 bits of FSR
LDUW, LDUWA	Same as LD, LDA in SPARC-V8
RDASR/WRASR	Read/Write State Registers - access additional registers
SAVE/RESTORE	
SETHI	
SRA, SRL, SLL, Shifts	Split into 32-bit and 64-bit versions
Тсс	(was Ticc) Operates with either the 32-bit integer condition codes (<i>icc</i>), or the 64-bit integer condition codes (<i>xcc</i>)

All other arithmetic operations operate on 64-bit operands and produce 64-bit results.

Added Instructions to Support 64 bits

Table E-6 Added Instructions to Support 64 bits

F[sdq]TOx	Convert floating point to 64-bit word
FxTO[sdq]	Convert 64-bit word to floating point
FMOV[dq]	Floating-Point Move, double and quad
FNEG[dq]	Floating-point Negate, double and quad
FABS[dq]	Floating-point Absolute Value, double and quad
LDDFA, STDFA, LDFA, STFA	Alternate address space forms of LDDF, STDF, LDF, and STF
LDSW	Load a signed word
LDSWA	Load a signed word from an alternate space
LDX	Load an extended word
LDXA	Load an extended word from an alternate space
LDXFSR	Load all 64 bits of the FSR register
STX	Store an extended word
STXA	Store an extended word into an alternate space
STXFSR	Store all 64 bits if the FSR register

Added Instructions to Support High-Performance System Implementation

Table E-7 Added Instructions to Support High-Performance

BPcc	Branch on integer condition code with prediction
BPr	Branch on integer register contents with prediction
CASA, CASXA	Compare and Swap from an alternate space
FBPfcc	Branch on floating-point condition code with prediction
FLUSHW	Flush windows
FMOVcc	Move floating-point register if condition code is satisfied
FMOVr	Move floating-point register if integer register satisfies condition
LDQF(A), STQF(A)	Load/Store Quad Floating-point (in an alternate space)

SPARC-V9 Instruction Set



Table E-7 Added Instructions to Support High-Performance (Continued)

MOVcc	Move integer register if condition code is satisfied
MOVr	Move integer register if register contents satisfy condition
MULX	Generic 64-bit multiply
POPC	Population count
PREFETCH, PREFETCHA	Prefetch Data
SDIVX, UDIVX	Signed and Unsigned 64-bit divide

Deleted Instructions

Table E-8 Deleted Instructions

Coprocessor loads and stores	
RDTBR and WRTBR	TBR no longer exists. It is replaced by TBA, which can be read/written with RDPR/WRPR instructions
RDWIM and WRWIM	WIM no longer exists. WIM has been replaced by several register-window registers
REPSR and WRPSR	PSR no longer exists. It has been replaced by several separate registers that are read/written with other instructions
RETT	Return from trap (replace by DONE/RETRY)
STDFQ	Store Double from Floating-point Queue (replaced by the RDPR FQ instruction

Miscellaneous Instruction Changes

Table E-9 Miscellaneous Instruction Changes

IMPDEPn	(Changed) Implementation-dependent instructions (replace SPARC-V8 CPop instructions)
MEMBAR	(Added) Memory barrier (memory synchronization support)

SPARC-V9 Instruction Set Mapping

The following tables describe the SPARC-V9 instruction-set mapping. *Table E-10* SPARC-V9 to Assembly Language Mapping

	7 7 7 17 9			
Opcode	Mnemonic	Argument List	Operation	Comments
			(Branch on cc with prediction)	
BPA	ba{,a}	%icc or %xcc, label	Branch always	1
DDM	{,pt ,pn}	0	Branch never	0
BPN	bn{,a} {,pt ,pn}	%icc or %xcc, label	branch never	U
BPNE	bne{,a}	%icc or %xcc, label	Branch on not equal	not Z
	{,pt ,pn}		•	
BPE	be{ ,a}	%icc or %xcc, label	Branch on equal	Z
	{,pt ,pn}		D. I.	. /F/ /NI
BPG	bg{,a} {,pt ,pn}	%icc or %xcc, label	Branch on greater	not (Z or (N xor V))
BPLE	ble{,a}	%icc or %xcc, label	Branch on less or equal	Z or (N xor V)
	{,pt ,pn}			_ = = (= : : : : : : ;
BPGE	bge{,a}	%icc or %xcc, label	Branch on greater or equal	not (N xor V)
	{,pt ,pn}		D 1 1	
BPL	bl{,a} {,pt ,pn}	%icc or %xcc, label	Branch on less	N xor V
BPGU	bgu{,a}	%icc or %xcc, label	Branch on greater unsigned	not (C or Z)
	{,pt ,pn}			
BPLEU	bleu{,a}	%icc or %xcc, label	Branch on less or equal	C or Z
	{,pt ,pn}		unsigned	
BPCC	bcc{,a}	%icc or %xcc, label	Branch on carry clear (greater than or equal, unsigned)	not C
BPCS	{,pt ,pn} bcs{,a}	%icc or %xcc, label	Branch on carry set (less than,	C
21 00	{,pt ,pn}	1200 01 01100, 14201	unsigned)	
BPPOS	bpos{,a}	%icc or %xcc, label	Branch on positive	not N
	{,pt ,pn}			
BPNEG	bneg{,a}	%icc or %xcc, label	Branch on negative	N
BPVC	{,pt ,pn} bvc{,a}	%icc or %xcc, label	Branch on overflow clear	not V
21 10	{,pt ,pn}	aree or aree, raber	Dianell on overnow clear	not v
BPVS	bvs{,a}	%icc or %xcc, label	Branch on overflow set	V
	{,pt ,pn}			



Table E-10 SPARC-V9 to Assembly Language Mapping (Continued)

Opcode	Mnemonic	Argument List	Operation	Comments
BRZ	brz{,a} {,pt ,pn}	$reg_{ m rsl}$, label	Branch on register zero	Z
BRLEZ	brlez{,a} {,pt ,pn}	reg_{rsl} , label	Branch on register less than or equal to zero	N or Z
BRLZ	brlz{,a} {,pt ,pn}	reg_{rsl} , label	Branch on register less than zero	N
BRNZ	brnz{,a} {,pt ,pn}	reg_{rs1} , label	Branch on register not zero	not Z
BRGZ	brgz{,a} {,pt ,pn}	reg_{rs1} , label	Branch on register greater than zero	not (N or Z)
BRGEZ	brgez{,a} {,pt ,pn}	reg _{rs1} , label	Branch on register greater than or equal to zero	not N
CASA	casa	$[reg_{rs1}]imm_asi,reg_{rs2},reg_{rd} \ [reg_{rs1}]%asi,reg_{rs2},reg_{rd}$	Compare and swap word from alternate space	
CASXA	casxa casxa	$ [reg_{rs1}] imm_asi, reg_{rs2}, reg_{rd} \\ [reg_{rs1}] %asi, reg_{rs2}, reg_{rd} $	Compare and swap extended from alternate space	

Table E-10 SPARC-V9 to Assembly Language Mapping (Continued)

Opcode Mnemonic Argument List Operation Comments			
Mnemonic	Argument List	Operation	Comments
		(Branch on cc with prediction)	
fba{,a}	%fcc <i>n,</i> label	Branch always	1
{,pt ,pn}			
fbn{,a}	%fcc <i>n</i> , label	Branch never	0
	%fcc <i>n,</i> label	Branch on unordered	U
	%fcc <i>n</i> , label	Branch on greater	G
	0.5 1.1.1	D	C II
	%ICCN, label	Branch on unordered or greater	G or U
	%faan labal	Pranch on loss	L
	%ICCH, TABEL	Diancii on less	L
	%fccn label	Branch on unordered or less	L or U
	orcen, raber	Brunen on unordered of less	L or c
	%fccn. label	Branch on less or greater	L or G
		o o	
fbne{,a}	%fcc <i>n</i> , label	Branch on not equal	L or G or U
{,pt ,pn}			
fbe{,a}	%fcc <i>n</i> , label	Branch on equal	E
1 7	%fcc <i>n</i> , label	Branch on unordered or equal	E or U
			П С
	%fcc <i>n</i> , label	Branch on greater or equal	E or G
	0.5	Duanch on unandoned on greater	E or G or U
	%ICCN, label		EOGOTO
	%fccn label		E or L
	%ICCH, TABEL	branch on less of equal	EOL
	%fcc n .label	Branch on unordered or less or	E or L or u
			u
fbo{,a}	%fcc <i>n</i> , label	Branch on ordered	E or L or G
{,pt ,pn}			
flushw		Flush register windows	
	<pre>{,pt ,pn} fbn{,a} {,pt ,pn} fbu{,a} {,pt ,pn} fbg{,a} {,pt ,pn} fbug{,a} {,pt ,pn} fbul{,a} {,pt ,pn} fbul{,a} {,pt ,pn} fbul{,a} {,pt ,pn} fbue{,a} {,pt ,pn}</pre>	fba{,a} {,pt ,pn} fbn{,a}	fba{,a} {,pt ,pn} fbu{,a} {fccn, label } Branch on unordered or greater {,pt ,pn} fbu{,a} {,pt ,pn} fbu{,a} {fccn, label } Branch on unordered or greater {,pt ,pn} fbu{,a} {fccn, label } Branch on unordered or greater {,pt ,pn} fbu{,a} {fccn, label } Branch on unordered or greater {,pt ,pn} fbu{,a} {fccn, label } Branch on unordered or greater {,pt ,pn} fbu{,a} {fccn, label } Branch on unordered or less {,pt ,pn} fbu{,a} {fccn, label } Branch on less or greater {,pt ,pn} fbu{,a} {fccn, label } Branch on less or greater {,pt ,pn} fbe{,a} {fccn, label } Branch on not equal {,pt ,pn} fbu{,a} {fccn, label } Branch on less or greater {,pt ,pn} fbu{,a} {fccn, label } Branch on less or greater {,pt ,pn} fbu{,a} {fccn, label } Branch on less or greater {,pt ,pn} fbu{,a} {fccn, label } Branch on less or



Table E-10 SPARC-V9 to Assembly Language Mapping (Continued)

Opcode	Mnemonic	Argument List	Operation	Comments
			(Move on integer cc)	
FMOVA	fmov	%icc or %xcc, freg _{rs2} , freg _{rd}	Move always	1
	{s,d,q}a			
FMOVN	fmov	%icc or %xcc, freg _{rs2} , freg _{rd}	Move never	0
	$\{s,d,q\}n$			
FMOVNE	fmov	%icc or %xcc, freg _{rs2} , freg _{rd}	Move if not equal	not Z
	$\{s,d,q\}$ ne			
FMOVE	fmov	%icc or %xcc, freg _{rs2} , freg _{rd}	Move if equal	Z
	$\{s,d,q\}e$			
FMOVG	fmov	%icc or %xcc, freg _{rs2} , freg _{rd}	Move if greater	not (Z or (N
	$\{s,d,q\}g$			xor V))
FMOVLE	fmov	%icc or %xcc, freg _{rs2} , freg _{rd}	Move if less or equal	Z or (N xor V)
	${s,d,q}le$			
FMOVGE	fmov	%icc or %xcc, freg _{rs2} , freg _{rd}	Move if greater or equal	not (N xor V)
	{s,d,q}ge			
FMOVL	fmov	%icc or %xcc, freg _{rs2} , freg _{rd}	Move if less	N xor V
	$\{s,d,q\}l$			
FMOVGU	fmov	%icc or %xcc, freg _{rs2} , freg _{rd}	Move if greater unsigned	not (C or Z)
	{s,d,q}gu			
FMOVLEU	fmov{s,d,	%icc or %xcc, $freg_{rs2}$, $freg_{rd}$	Move if less or equal unsigned	C or Z
	q}leu			
FMOVCC	fmov{s,d,	%icc or %xcc, freg _{rs2} , freg _{rd}	Move if carry clear (greater or	not C
	d}cc		equal, unsigned)	
FMOVCS	fmov{s,d,	%icc or %xcc, freg _{rs2} , freg _{rd}	Move if carry set (less than,	C
	q}cs		unsigned)	
FMOVPOS	fmov{s,d,	%icc or %xcc, $freg_{rs2}$, $freg_{rd}$	Move if positive	not N
	q}pos		_	
FMOVNEG	fmov{s,d,	%icc or %xcc, freg _{rs2} , freg _{rd}	Move if negative	N
	q}neg			
FMOVVC	fmov{s,d,	%icc or %xcc, $freg_{rs2}$, $freg_{rd}$	Move if overflow clear	not V
	q}vc			
FMOVVS	fmov{s,d,	%icc or %xcc, freg _{rs2} , freg _{rd}	Move if overflow set	V
	q}vs			

Table E-10 SPARC-V9 to Assembly Language Mapping (Continued)

Opcode	Mnemonic	Argument List	Operation	Comments
FMOVRZ	fmovr {s,d,q}e	reg _{rs1} , freg _{rs2} , freg _{rd}	(Move f-p register on cc) Move if register zero	
FMOVRLEZ	fmovr {s,d,q}lz	reg_{rs1} , $freg_{rs2}$, $freg_{rd}$	Move if register less than or equal zero	
FMOVRLZ	fmovr {s,d,q}lz	reg_{rs1} , $freg_{rs2}$, $freg_{rd}$	Move if register less than zero	
FMOVRNZ	fmovr {s,d,q}ne	reg_{rs1} , $freg_{rs2}$, $freg_{rd}$	Move if register not zero	
FMOVRGZ	fmovr {s,d,q}gz	reg_{rs1} , $freg_{rs2}$, $freg_{rd}$	Move if register greater than zero	
FMOVRGEZ	fmovr {s,d,q}gez	reg _{rs1} , freg _{rs2} , freg _{rd}	Move if register greater than or equal to zero	



Table E-10 SPARC-V9 to Assembly Language Mapping (Continued)

Opcode	Mnemonic	Argument List	Operation	Comments
			(Move on floating-point cc)	
FMOVFA	fmov{s,d, q}a	$fccn, freg_{rs2}, freg_{rd}$	Move always	1
FMOVFN	fmov{s,d, q}n	$fccn, freg_{rs2}, freg_{rd}$	Move never	0
FMOVFU	fmov{s,d,	$fccn, freg_{rs2}, freg_{rd}$	Move if unordered	U
FMOVFG	fmov{s,d,	$fccn, freg_{rs2}, freg_{rd}$	Move if greater	G
FMOVFUG	fmov{s,d,	${\tt %fccn,freg}_{\tt rs2},{\tt freg}_{\tt rd}$	Move if unordered or greater	G or U
FMOVFL	fmov{s,d, q}1	$fccn, freg_{rs2}, freg_{rd}$	Move if less	L
FMOVFUL	fmov{s,d, q}ul	$% fccn, freg_{rs2}, freg_{rd}$	Move if unordered or less	L or U
FMOVFLG	fmov{s,d, q}lg	$fccn, freg_{rs2}, freg_{rd}$	Move if less or greater	L or G
FMOVFNE	fmov{s,d,	$% fccn, freg_{rs2}, freg_{rd}$	Move if not equal	L or G or U
FMOVFE	fmov{s,d,	$fccn, freg_{rs2}, freg_{rd}$	Move if equal	Е
FMOVFUE	<pre>q}e fmov{s,d, q}ue</pre>	$% fccn, freg_{rs2}, freg_{rd}$	Move if unordered or equal	E or U
FMOVFGE	fmov{s,d, q}ge	$% fccn, freg_{rs2}, freg_{rd}$	Move if greater or equal	E or G
FMOVFUGE	fmov{s,d, q}uge	$% fccn, freg_{rs2}, freg_{rd}$	Move if unordered or greater or equal	E or G or U
FMOVFLE	fmov{s,d,	$% fccn, freg_{rs2}, freg_{rd}$	Move if less or equal	E or L
FMOVFULE	q}le fmov{s,d,	$% fccn, freg_{rs2}, freg_{rd}$	Move if unordered or less or	E or L or u
FMOVFO	q}ule fmov{s,d, q}o	%fccn, freg _{rs2} , freg _{rd}	equal Move if ordered	E or L or G
LDSW	ldsw	[address], reg _{rd}	Load a signed word	
LDSWA	ldsw	[regaddr] imm_asi, reg _{rd}	Load signed word from alternate space	

Table E-10 SPARC-V9 to Assembly Language Mapping (Continued)

Opcode	Mnemonic	Argument List	Operation	Comments
LDX LDXA LDXFSR	ldx ldxa ldxa ldx	[address], reg _{rd} [regaddr] imm_asi, reg _{rd} [reg_plus_imm] %asi, reg _{rd} [address], %fsr	Load extended word Load extended word from alternate space Load floating-point state register	
MEMBAR	membar	membar_mask	Memory barrier	
MOVA	mova	%icc or %xcc, reg_or_imm11, reg _{rd}	(Move integer register on cc) Move always	1
MOVN	movn	%icc or %xcc, reg_or_imm11, reg _{rd}	Move never	0
MOVNE	movne	%icc or %xcc, reg_or_imm11, reg _{rd}	Move if not equal	not Z
MOVE	move	%icc or %xcc, reg_or_imm11, reg _{rd}	Move if equal	Z
MOVG	movg	%icc or %xcc, reg_or_imm11, reg _{rd}	Move if greater	not (Z or (N xor V))
MOVLE	movle	%icc or %xcc, reg_or_imm11, reg _{rd}	Move if less or equal	Z or (N xor V)
MOVGE	movge	%icc or %xcc, reg_or_imm11, reg _{rd}	Move if greater or equal	not (N xor V)
MOVL	movl	%icc or %xcc, reg_or_imm11, reg _{rd}	Move if less	N xor V
MOVGU	movgu	%icc or %xcc, reg_or_imm11, reg _{rd}	Move if greater unsigned	not (C or Z)
MOVLEU	movleu	%icc or %xcc, reg_or_imm11, reg _{rd}	Move if less or equal unsigned	C or Z
MOVCC	movcc	%icc or %xcc, reg_or_imm11, reg _{rd}	Move if carry clear (greater or equal, unsigned)	not C
MOVCS	movcs	%icc or %xcc, reg_or_imm11, reg _{rd}	Move if carry set (less than, unsigned)	С
MOVPOS	movpos	%icc or %xcc, reg_or_imm11, reg _{rd}	Move if positive	not N
MOVNEG	movneg	%icc or %xcc, reg_or_imm11, reg _{rd}	Move if negative	N
MOVVC	movvc	%icc or %xcc, reg_or_imm11, reg _{rd}	Move if overflow clear	not V
MOVVS	movvs	%icc or %xcc, reg_or_imm11, reg _{rd}	Move if overflow set	V



Table E-10 SPARC-V9 to Assembly Language Mapping (Continued)

Opcode	Mnemonic	Argument List	Operation	Comments
			(Move on floating-point cc)	
MOVFA	mova	%fccn,reg_or_imm11,reg _{rd}	Move always	1
MOVFN	movn	%fccn,reg_or_imm11,reg _{rd}	Move never	0
MOVFU	movu	%fccn,reg_or_imm11,reg _{rd}	Move if unordered	U
MOVFG	movg	%fccn,reg_or_imm11,reg_rd	Move if greater	G
MOVFUG	movug	%fccn,reg_or_imm11,reg _{rd}	Move if unordered or greater	G or U
MOVFL	movl	%fccn,reg_or_imm11,reg_rd	Move if less	L
MOVFUL	movul	%fccn,reg_or_imm11,reg _{rd}	Move if unordered or less	L or U
MOVFLG	movlg	%fccn,reg_or_imm11,reg _{rd}	Move if less or greater	L or G
MOVFNE	movne	%fccn,reg_or_imm11,reg_rd	Move if not equal	L or G or U
MOVFE	move	%fccn,reg_or_imm11,reg _{rd}	Move if equal	E
MOVFUE	movue	%fccn,reg_or_imm11,reg _{rd}	Move if unordered or equal	E or U
MOVFGE	movge	%fccn,reg_or_imm11,reg _{rd}	Move if greater or equal	E or G
MOVFUGE	movuge	%fccn,reg_or_imm11,reg _{rd}	Move if unordered or greater or equal	E or G or U
MOVFLE	movle	%fccn,reg_or_imm11,reg _{rd}	Move if less or equal	E or L
MOVFULE	movule	%fccn,reg_or_imm11,reg _{rd}	Move if unordered or less or equal	E or L or u
MOVFO	movo	%fccn,reg_or_imm11,reg _{rd}	Move if ordered	E or L or G
			(Move register on register cc)	
MOVRZ	movre	reg _{rs1} , reg_or_imm10,reg _{rd}	Move if register zero	Z
MOVRLEZ	movrlez	reg _{rs1} , reg_or_imm10,reg _{rd}	Move if register less than or equal to zero	N or Z
MOVRLZ	movrlz	reg _{rs1} , reg_or_imm10,reg _{rd}	Move if register less than zero	N
MOVRNZ	movrnz	reg _{rs1} , reg_or_imm10,reg _{rd}	Move if register not zero	not Z
MOVRGZ	movrgz	reg _{rs1} , reg_or_imm10,reg _{rd}	Move if register greater than zero	N nor Z
MOVRGEZ	movrgez	reg _{rs1} , reg_or_imm10,reg _{rd}	Move if register greater than or equal to zero	not N
MULX	mulx	reg _{rs1} , reg_or_imm,reg _{rd}	(Generic 64-bit Multiply) Multiply (signed or unsigned)	See SDIVX and UDIVX
POPC	popc	reg_or_imm, reg _{rd}	Population count	
PREFETCH PREFETCHA	prefetch prefetcha prefetcha	[address], prefetch_dcn [regaddr] imm_asi, prefetch_fcn [reg_plus_imm] %asi, prefetch_fcn	Prefetch data Prefetch data from alternate space	See The SPARC architecture manual, version 9

Table E-10 SPARC-V9 to Assembly Language Mapping (Continued)

Opcode	Mnemonic	Argument List	Operation	Comments
SDIVX	sdivx	reg _{rs1} , reg_or_imm,reg _{rd}	(64-bit signed divide) Signed Divide	See MULX and UDIVX
STX STXA STXFSR	stx stxa stxa stx	reg _{rd} , [address] reg _{rd} , [address] imm_asi reg _{rd} , [reg_plus_imm] %asi %fsr, [address]	Store extended word Store extended word into alternate space Store floating-point register (all 64-bits)	
UDIVX	udivx	reg _{rs1} , reg_or_imm, reg _{rd}	(64-bit unsigned divide) Unsigned divide	See MULX and SDIVX

SPARC-V9 Floating-Point Instruction Set Mapping

SPARC-V9 floating-point instructions are shown in Table E-11 *Table E-11* SPARC-V9 Floating-Point Instructions

SPARC	Mnemonic*	Argument List	Description
F[sdq]TOx	fstox fdtox fqtox fstoi fdtoi fqtoi	freg _{rs2} , freg _{rd}	Convert floating point to 64-bit integer Convert floating-point to 32-bit integer

^{*} Types of Operands are denoted by the following lower-case letters:

i 32-bit integer

x 64-bit integer

s single

d double

q quad



Table E-11 SPARC-V9 Floating-Point Instructions (Continued)

SPARC	Mnemonic*	Argument List	Description
FxTO[sdq]	fxtos fxtod fxtoq	freg _{rs2} , freg _{rd} freg _{rs2} , freg _{rd} freg _{rs2} , freg _{rd}	Convert 64-bit integer to floating point
	fitos fitod fitoq	freg _{rs2} , freg _{rd} freg _{rs2} , freg _{rd} freg _{rs2} , freg _{rd}	Convert 32-bit integer to floating point
FMOV[dq]	fmovd fmovq	freg _{rs2} , freg _{rd} freg _{rs2} , freg _{rd}	Move double Move quad
FNEG[dq]	fnegd fnegq	freg _{rs2} , freg _{rd} freg _{rs2} , freg _{rd}	Negate double Negate quad
FABS[dq]	fabsd fabsq	freg _{rs2} , freg _{rd} freg _{rs2} , freg _{rd}	Absolute value double Absolute value quad
LDFA	lda lda ldda	[regaddr] imm_asi, freg _{rd} [reg_plus_imm] %asi, freg _{rd} [regaddr] imm_asi, freg _{rd}	Load floating-point register from alternate space Load double floating-point
LDQFA	ldda ldqa ldqa	[reg_plus_imm] %asi, freg _{rd} [regaddr] imm_asi, freg _{rd} [reg_plus_imm] %asi, freg _{rd}	register from alternate space. Load quad floating-point register from alternate space
STFA	sta sta	freg _{rd} , [regaddr] imm_asi freg _{rd} , [reg_plus_imm] %asi	Store floating-point register to alternate space
STDFA	stda stda	freg _{rd} , [reg_plus_imm] %asi freg _{rd} , [reg_plus_imm] %asi	Store double floating-point register to alternate space
STQFA	stqa stqa	freg _{rd} , [reg_plus_imm] %asi	Store quad floating-point register to alternate space

^{*} Types of Operands are denoted by the following lower-case letters:

i 32-bit integer

x 64-bit integer

s single

d double

 $^{{\}tt q} \quad quad$

SPARC-V9 Synthetic Instruction-Set Mapping

Here is a mapping of synthetic instructions to hardware equivalent instructions.

Table E-12 SPARC-V9 Synthetic Instructions to Hardware Instruction

Synthetic Ins	Synthetic Instruction		uivalent(s)	Comment
cas casl casx casxl	$ \begin{array}{c} [reg_{\rm rsl}],\ reg_{\rm rs2},\ reg_{\rm rd} \\ [reg_{\rm rsl}],\ reg_{\rm rs2},\ reg_{\rm rd} \end{array} $	casa casa casxa casxa	[reg _{rsl}]ASI_P, reg _{rs2} , reg _{rd} [reg _{rsl}]ASI_P_L, reg _{rs2} , reg _{rd} [reg _{rsl}]ASI_P, reg _{rs2} , reg _{rd} [reg _{rsl}]ASI_P_L, reg _{rs2} , reg _{rd}	Compare & swap (cas) cas little-endian cas extended cas little-endian, extended
clrx	[address]	stx	%g0, [address]	Clear extended word
clruw	$reg_{ m rs1}, reg_{ m rd}$ $reg_{ m rd}$	srl srl	reg _{rs1} , %g0, reg _{rd} reg _{rd} , %g0, reg _{rd}	Copy and clear upper word Clear upper word
iprefetch	label	bn, pt	%xcc, label	Instruction prefetch,
mov mov	%y, reg _{rd} %asrn, reg _{rd} reg_or_imm, %asrn	rd rd wr	%y, reg _{rd} %asrn, reg _{rd} %g0, reg_or_imm, %asrn	
ret retl		jmpl jmpl	%i7+8, %g0 %o7+8, %g0	Return from subroutine Return from <i>leaf</i> subroutine
setuw	value,reg _{rd}	sethi or sethi or	%hi(value), reg _{rd} %g0, value, reg _{rd} %hi(value), reg _{rd;} reg _{rd} , %lo(value), reg _{rd}	$(value \& 3FF_{16})==0$ when $0 \le value \le 4095$ (otherwise) Do not use setuw in a DCTI delay slot.



Table E-12 SPARC-V9 Synthetic Instructions to Hardware Instruction (Continued)

Synthetic Instruction		Hardware 1	Equivalent(s)	Comment
setsw	value,reg _{rd}	sethi	%hi <i>(value), reg</i> _{rd}	value>=0 and (value & 3FF _{1.6})==0
		or	%g0, value, reg _{rd}	$-4096 \le value \le 4095$
		sethi	%hi(value), reg _{rd}	if (<i>value</i> <0) and ((<i>value</i> & 3FF)==0)
		sra sethi	reg _{rd} , %g0, reg _{rd} %hi(value), reg _{rd;}	(otherwise, if <i>value</i> >=0)
		or sethi or	reg _{rd} , %lo(value), reg _{rd} %hi(value), reg _{rd} ; reg _{rd} , %lo(value), reg _{rd}	(otherwise, if value<0)
		sra	reg _{rd} , %g0, reg _{rd}	Do not use setsw in a CTI delay slot.
signx signx	reg _{rsl} , reg _{rd}	sra sra	reg _{rs1} , %g0, reg _{rd} reg _{rd} , %g0, reg _{rd}	Sign-extend 32-bit value to 64 bits

SPARC-V9 Instruction Set Extensions

This section describes extensions to the SPARC-V9 instruction set. The extensions support enhanced graphics functionality and improved memory access efficiency.

Note – SPARC-V9 instruction set extensions used in executables may not be portable to other SPARC-V9 systems.

Graphics Data Formats

The overhead of converting to and from floating-point arithmetic is high, so the graphics instructions are optimized for short-integer arithmetic. Image components are 8 or 16 bits. Intermediate results are 16 or 32 bits.

Eight-bit Format

A 32-bit word contains pixels of four unsigned 8-bit integers. The integers represent image intensity values (α , G, B, R). Support is provided for *band interleaved* images (store color components of a point), and *band sequential* images (store all values of one color component).

Fixed Data Formats

A 64-bit word contains four 16-bit signed fixed-point values. This is the fixed 16-bit data format.

A 64-bit word contains two 8-bit signed fixed-point values. This is the fixed 32-bit data format.

Enough precision and dynamic range (for filtering and simple image computations on pixel values) can be provided by an intermediate format of fixed data values. Pixel multiplication is used to convert from pixel data to fixed data. Pack instructions are used to convert from fixed data to pixel data (clip and truncate to an 8-bit unsigned value). The FPACKFIX instruction supports conversion from 32-bit fixed to 16-bit fixed. Rounding is done by adding one to the rounding bit position. You should use floating-point data to perform complex calculations needing more precision or dynamic range.



SHUTDOWN Instruction

All outstanding transactions are completed before the SHUTDOWN instruction completes.

Table E-13 SPARC-V9 SHUTDOWN Instruction

SPARC	Mnemonic	Argument List	Description
SHUTDOWN	shutdown		shutdown to enter power down mode

Graphics Status Register (GSR)

You use ASR 0x13 instructions RDASR and WRASR to access the Graphics Status Register.

Table E-14 Graphics Status Register

SPARC	Mnemonic	Argument List	Description
RDASR	rdasr	%gsr, reg _{rd}	read GSR
WRASR	wrasr	reg _{rs1} , reg_or_imm, %gsr	write GSR

Graphics Instructions

Unless otherwise specified, floating-point registers contain all instruction operands. There are 32 double-precision registers. Single-precision floating-point registers contain the pixel values, and double-precision floating-point registers contain the fixed values.

The opcode space reserved for the Implementation-Dependent Instruction1 (IMPDEP1) instructions is where the graphics instruction set is mapped.

Partitioned add/subtract instructions perform two 32-bit or four 16-bit partitioned adds or subtracts between the source operands corresponding fixed point values.

Table E-15 SPARC-V9 Partitioned Add/Subtract

SPARC	Mnemonic	Argument List	Description
FPADD16 FPADD16S FPADD32 FPADD32S FPSUB16 FPSUB16S FPSUB32 FPSUB32S	fpadd16 fpadd16s fpadd32 fpadd32s fpsub16 fpsub16s fpsub32 fpsub32s	freg _{rs1} , freg _{rs2} , freg _{rd}	four 16-bit add two 16-bit add two 32-bit add one 32-bit add four 16-bit subtract two 16-bit subtract two 32-bit subtract one 32-bit subtract

Pack instructions convert to a lower pixel or precision fixed format.

Table E-16 SPARC-V9 Pixel Formatting

SPARC	Mnemonic	Argument List	Description
FPACK16	fpack16	$freg_{rs2}$, $freg_{rd}$	four 16-bit packs
FPACK32 FPACKFIX	fpack32 fpackfix	freg _{rs1} , freg _{rs2} , freg _{rd} freg _{rs2} , freg _{rd}	two 32-bit packs four 16-bit packs
FEXPAND	fexpand	freg _{rs2} , freg _{rd}	four 16-bit expands
FPMERGE	fpmerge	freg _{rs1} , freg _{rs2} , freg _{rd}	two 32-bit merges

Partitioned multiply instructions have the following variations.

Table E-17 SPARC-V9 Partitioned Multiply

SPARC	Mnemonic	Argument List	Description
FMUL8x16 FMUL8x16AU FMUL8x16AL FMUL8SUx16 FMUL8ULx16 FMULD8SUx16 FMULD8SUx16	fmul8x16 fmul8x16au fmul8x16al fmul8sux16 fmul8ulx16 fmuld8sux16 fmuld8sux16	freg _{rs1} , freg _{rs2} , freg _{rd}	8x16-bit partition 8x16-bit upper α partition 8x16-bit lower α partition upper 8x16-bit partition lower unsigned 8x16-bit partition upper 8x16-bit partition lower unsigned 8x16-bit partition



Alignment instructions have the following variations.

Table E-18 SPARC-V9 Alignment Instructions

SPARC	Mnemonic	Argument List	Description
ALIGNADDRESS ALIGNADDRESS_ LITTLE	alignaddr alignaddrl	reg_{rs1} , reg_{rs2} , reg_{rd} reg_{rs1} , reg_{rs2} , reg_{rd}	find misaligned data access address same as above, but little-endian
FALIGNDATA	faligndata	freg _{rs1} , freg _{rs2} , freg _{rd}	do misaligned data, data alignment

Logical operate instructions perform one of sixteen 64-bit logical operations between *rs1* and *rs2* (in the standard 64-bit version).

Table E-19 SPARC-V9 Logical Operate Instructions

SPARC	Mnemonic	Argument List	Description
FZERO	fzero	freg _{rd}	zero fill
FZEROS	fzeros	freg _{rd}	zero fill, single precision
FONE	fone	freg _{rd}	one fill
FONES	fones	freg _{rd}	one fill, single precision
FSRC1	fsrcl	freg _{rs1} , freg _{rd}	copy src1
FSRC1S	fsrcls	freg _{rs1} , freg _{rd}	copy src1, single precision
FSRC2	fsrc2	freg _{rs2} , freg _{rd}	copy src2
FSRC2S	fsrc2s	freg _{rs2} , freg _{rd}	copy src2, single precision
FNOT1	fnot1	freg _{rs1} , freg _{rd}	negate src1, 1's complement
FNOT1S	fnot1s	freg _{rs1} , freg _{rd}	same as above, single precision
FNOT2	fnot2	freg _{rs2} , freg _{rd}	negate src2, 1's complement
FNOT2S	fnot2s	freg _{rs2} , freg _{rd}	same as above, single precision
FOR	for	$freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$	logical OR
FORS	fors	$freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$	logical OR, single precision
FNOR	fnor	freg _{rs1} , freg _{rs2} , freg _{rd}	logical NOR
FNORS	fnors	freg _{rs1} , freg _{rs2} , freg _{rd}	logical NOR, single precision
FAND	fand	freg _{rs1} , freg _{rs2} , freg _{rd}	logical AND
FANDS	fands	freg _{rs1} , freg _{rs2} , freg _{rd}	logical AND, single precision
FNAND	fnand	freg _{rs1} , freg _{rs2} , freg _{rd}	logical NAND
FNANDS	fnands	freg _{rs1} , freg _{rs2} , freg _{rd}	logical NAND, single precision
FXOR	fxor	freg _{rs1} , freg _{rs2} , freg _{rd}	logical XOR
FXORS	fxors	freg _{rs1} , freg _{rs2} , freg _{rd}	logical XOR, single precision
FXNOR	fxnor	freg _{rs1} , freg _{rs2} , freg _{rd}	logical XNOR
FXNORS	fxnors	freg _{rs1} , freg _{rs2} , freg _{rd}	logical XNOR, single precision
FORNOT1	fornot1	freg _{rs1} , freg _{rs2} , freg _{rd}	negated src1 OR src2
FORNOT1S	fornot1s	$freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$	same as above, single precision
FORNOT2	fornot2	freg _{rs1} , freg _{rs2} , freg _{rd}	src1 OR negated src2
FORNOT2S	fornot2s	$freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$	same as above, single precision
FANDNOT1	fandnot1	$freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$	negated src1 AND src2
FANDNOT1S	fandnot1s	$freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$	same as above, single precision
FANDNOT2	fandnot2	$freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$	src1 AND negated src2
FANDNOT2S	fandnot2s	$freg_{rs1}$, $freg_{rs2}$, $freg_{rd}$	same as above, single precision



Pixel compare instructions compare fixed-point values in *rs1* and *rs2* (two 32 bit or four 16 bit)

Table E-20 SPARC-V9 Pixel Compare

SPARC	Mnemonic	Argument List	Description
FCMPGT16 FCMPGT32 FCMPLE16 FCMPLE32 FCMPNE16 FCMPNE32	fcmpgt16 fcmpgt32 fcmple16 fcmple32 fcmpne16 fcmpne32	freg _{rs1} , freg _{rs2} , reg _{rd}	4 16-bit compare, set rd if src1>src2 2 32-bit compare, set rd if src1>src2 4 16-bit compare, set rd if src1≤src2 2 32-bit compare, set rd if src1≤src2 4 16-bit compare, set rd if src1≠src2 2 32-bit compare, set rd if src1≠src2
FCMPEQ16 FCMPEQ32	fcmpeq16 fcmpeq32	$freg_{rs1}$, $freg_{rs2}$, reg_{rd} $freg_{rs1}$, $freg_{rs2}$, reg_{rd}	4 16-bit compare, set rd if src1=src2 2 32-bit compare, set rd if src1=src2

Edge handling instructions handle the boundary conditions for parallel pixel scan line loops.

Table E-21 SPARC V-9 Edge Handling

SPARC	Mnemonic	Argument List	Description
EDGE8 EDGE8L EDGE16 EDGE16L EDGE32 EDGE32L	edge8 edge81 edge16 edge161 edge32 edge321	reg _{rs1} , reg _{rs2} , reg _{rd}	8 8-bit edge boundary processing same as above, little-endian 4 16-bit edge boundary processing same as above, little-endian 2 32-bit edge boundary processing same as above, little-endian

Pixel component distance instructions are used for motion estimation in video compression algorithms.

SPARC-V9 Pixel Component Distance Instruction

SPARC	Mnemonic	Argument List	Description
PDIST	pdist	freg _{rs1} , freg _{rs2} , freg _{rd}	8 8-bit components, distance between

The three-dimensional array addressing instructions convert three-dimensional fixed-point addresses (in rs1) to a blocked-byte address. The result is stored in rd.

Table E-22 SPARC V-9 Three-Dimensional Array Addressing

SPARC	Mnemonic	Argument List	Description
ARRAY8	array8	reg_{rs1} , reg_{rs2} , reg_{rd}	convert 8-bit 3-D address to blocked byte address
ARRAY16	array16	reg _{rs1} , reg _{rs2} , reg _{rd}	same as above, but 16-bit
ARRAY32	array32	reg_{rs1} , reg_{rs2} , reg_{rd}	same as above, but 32-bit



${\it Memory\,Access\,Instructions}$

These memory access instructions are part of the SPARC-V9 instruction set extensions.

Table E-23 SPARC-V9 Partial Store

SPARC	imm_asi	Argument List	Description
STDFA	ASI_PST8_P ASI_PST8_S ASI_PST8_PL ASI_PST8_SL ASI_PST16_P ASI_PST16_P ASI_PST16_PL ASI_PST16_PL ASI_PST32_P ASI_PST32_P ASI_PST32_S ASI_PST32_PL ASI_PST32_SL	stda freg _{rd} , [freg _{rs1}] reg _{mask,} imm_asi	eight 8-bit conditional stores to: primary address space secondary address space, little endian secondary address space, little endian four 16-bit conditional stores to: primary address space secondary address space primary address space primary address space, little endian secondary address space, little endian two 32-bit conditional stores to: primary address space secondary address space secondary address space primary address space primary address space, little endian secondary address space, little endian

Note – To select a partial store instruction, use one of the partial store ASIs with the STDA instruction.

Table E-24 SPARC-V9 Short Floating-Point Load and Store

and 2 at 51 the ve bloot touching touch 2 and and 5 con-				
SPARC	imm_asi	Argument List	Description	
LDDFA STDFA	ASI_FL8_P	ldda [reg_addr] imm_asi, freq _{rd} stda freq _{rd} , [reg_addr] imm_asi	8-bit load/store from/to: primary address space	
LDDFA STDFA	ASI_FL8_S	ldda [reg_plus_imm] %asi, freq _{rd} stda [reg_plus_imm] %asi	secondary address space	
LDDFA STDFA	ASI_FL8_PL		primary address space, little endian	
LDDFA STDFA	ASI_FL8_SL		secondary address space, little endian	
LDDFA STDFA	ASI_FL16_P		16-bit load/store from/to: primary address space	
LDDFA STDFA	ASI_FL16_S		secondary address space	
LDDFA STDFA	ASI_FL16_PL		primary address space, little endian	
LDDFA STDFA	ASI_FL16_SL		secondary address space, little endian	

 $\bf Note$ – To select a short floating-point load and store instruction, use one of the short ASIs with the LDDA and STDA instructions

Table E-25 SPARC-V9 Atomic Quad Load

SPARC	imm_asi	Argument List	Description
LDDA	ASI_NUCLEUS_ QUAD_LDD	[reg_addr] imm_asi, reg _{rd}	128-bit atomic load
LDDA	ASI_NUCLEUS_ QUAD_LDD_L	[reg_plus_imm] %asi, reg _{rd}	128-bit atomic load, little endian



Table E-26 SPARC-V9 Block Load and Store

Table L-20 STAILE-VV Block Load and Store				
SPARC	imm_asi	Argument List	Description	
LDDFA STDFA	ASI_BLK_AIUP	ldda [reg_addr] imm_asi, freq _{rd} stda freq _{rd} , [reg_addr] imm_asi	64-byte block load/store from/to: primary address space, user privilege	
LDDFA STDFA	ASI_BLK_AIUS	ldda [reg_plus_imm] %asi, freq _{rd} stda freg _{rd} , [reg_plus_imm] %asi	secondary address space, user privilege.	
LDDFA STDFA	ASI_BLK_AIUPL		primary address space, user privilege, little endian	
LDDFA STDFA	ASI_BLK_AIUSL		secondary address space, user privilege little endian	
LDDFA STDFA	ASI_BLK_P		primary address space	
LDDFA STDFA	ASI_BLK_S		secondary address space	
LDDFA STDFA	ASI_BLK_PL		primary address space, little endian	
LDDFA STDFA	ASI_BLK_SL		secondary address space, little endian	
LDDFA STDFA	ASI_BLK_COMMIT_P		64-byte block commit store to primary address space	
LDDFA STDFA	ASI_BLK_COMMIT_S		64-byte block commit store to secondary address space	

 $\bf Note$ – To select a block load and store instruction, use one of the block transfer ASIs with the LDDA and STDA instructions.

Index

A addresses, 22 .alias, 45 .align, 45 as command, 59 .ascii, 45 .asciz, 45 assembler command line, 59 assembler command line options, 60 assembler directives, 24 types, 24 assembly language, 3 lines, 4 statements, 4 syntax notation, 3 assignment directive, 25 atof (3), 5, 46, 49	case distinction, in special symbols, 8 cc language driver, 59 command-line options, 60 comment lines, 5 comment lines, multiple, 5 .common, 46 constants, 5 decimal, 5 floating-point, 5 hexadecimal, 5 octal numeric, 5 Control Transfer Instructions (CTI), 10 converting existing object files, 27 coprocessor instruction, 40 cp_disabled trap, 40 cp_exception trap, 41 current location, 21 current section, 14
B binary operations, 9 .byte, 45 byte order for V9, 73 C case distinction, 4	D -D option, 60 data generating directives, 25 default output file, 11 dis program, 63 disassembling object code, 63 .double, 46

E	hardware integer
ELF header, 12 to 13	assembly language instructions, 31
ehsize, 12	hyphen (-), 59
entry, 12	
flag, 12	I
ident, 12	−I option, 60
machine, 12	.ident, 47
phentsize, 13	instruction set changes (V9), 74
phnum, 13 phoff, 13	instruction set extensions (V9), 89
shentsize, 13	instruction set, used by assembler, 29
shnum, 13	instructions
shoff, 13	assembly language, 31
shstrndx, 13	hardware integer, 31
type, 13	integer instructions, 31
version, 13	integer suffixes, 5
.empty, 46	_
empty pseudo-operation, 10	invoking, as command, 59
error messages, 10	T7
escape codes, in strings, 6	K
Executable and Linking Format (ELF)	−K option, 60
files, 2, 11	-
expressions, 9	L
	-L option, 61
F	labeling format, 2
	labels, 5
f77 language driver, 59	language drivers, 59
fbe command, 59	lexical features, 4
features, lexical, 4	icalcal leatures, 4
.file, 46	lines syntax 4
	lines syntax, 4
file syntax, 4	.local, 47
	.local, 47 location counter, 21
file syntax, 4	.local, 47
file syntax, 4 floating-point instructions, 39	.local, 47 location counter, 21
file syntax, 4 floating-point instructions, 39 floating-point pseudo-operations, 5	.local, 47 location counter, 21 locations, 21
file syntax, 4 floating-point instructions, 39 floating-point pseudo-operations, 5 G .global, 47	.local, 47 location counter, 21 locations, 21 M -m option, 61
file syntax, 4 floating-point instructions, 39 floating-point pseudo-operations, 5	.local, 47 location counter, 21 locations, 21 M -m option, 61 multiple comment lines, 5
file syntax, 4 floating-point instructions, 39 floating-point pseudo-operations, 5 G .global, 47 .global, 47	.local, 47 location counter, 21 locations, 21 M -m option, 61 multiple comment lines, 5 multiple files, on as command line, 59
file syntax, 4 floating-point instructions, 39 floating-point pseudo-operations, 5 G .global, 47	.local, 47 location counter, 21 locations, 21 M -m option, 61 multiple comment lines, 5 multiple files, on as command line, 59 multiple sections, 15
file syntax, 4 floating-point instructions, 39 floating-point pseudo-operations, 5 G .global, 47 .global, 47	.local, 47 location counter, 21 locations, 21 M -m option, 61 multiple comment lines, 5 multiple files, on as command line, 59 multiple sections, 15 multiple strings
file syntax, 4 floating-point instructions, 39 floating-point pseudo-operations, 5 G .global, 47 .global, 47	.local, 47 location counter, 21 locations, 21 M -m option, 61 multiple comment lines, 5 multiple files, on as command line, 59 multiple sections, 15

N	.reserve, 49
.noalias, 48	
.noalias pseudo-op, 45	S
.nonvolatile, 48	-S option, 61
numbers, 5	-s option, 62
numeric labels, 5	-sb option, 60
	.section, 49
0	section control directives, 25
	section control pseudo-ops, 25
-o option, 61	section header, 15 to 18
object file format, 2	addr, 15
object files type, 2, 11	addralign, 15
	entsize, 15
operators, 9	flags, 16
.optim, 48	info, 16
options command-line, 60	link, 16 name, 16
Command-ime, 00	offset, 16
D	size, 16
P	type, 17
-P option, 61	sections, 14
percentage sign (%), 7	.seg, 50
.popsection, 48	.single, 50
predefined non-user sections, 20	.size, 51
predefined user sections, 19	.skip, 51
.proc, 48	SPARC-V9, 71
pseudo-operations, 45	8-bit format, 89
pseudo-ops	alternate space access, 73
examples of, 55	byte order, 73
.pushsection, 48	fixed data formats, 89
	floating-point instructions, 85
Q	graphics data formats, 89
	instruction set changes, 74
-Q option, 61	instruction set extensions, 89
-q option, 61	instruction set mapping, 77
.quad, 49	registers,72 synthetic instruction set,87
-	special floating-point values, 5
R	special names, floating point values, 5
references, xii	
registers, 7	special symbols,7 . stabn,51
relocatable files, 2, 11	,
relocation tables, 22	.stabs, 51

Index 101

```
statement syntax, 4
                                            .volatile, 52
string tables, 24
strings, 6
                                            W
    multiple in string table, 24
                                            .weak, 52
    multiple references in string table, 24
                                            .word, 52
    suggested style, 6
    unreferenced in string table, 24
                                            X
sub-strings in string table
    references to, 24
                                            -xarch=v7 option, 62
symbol, 53
                                            -xarch=v8 option, 62
symbol attribute directives, 25
                                            -xarch=v8a option, 63
symbol names, 6
                                            -xarch=v8plus option, 63
symbol table, 22 to 23
                                            -xarch=v8plusa option, 63
    info, 23
                                            .xstabs, 52
    name, 22
   other, 23
   shndx, 23
   size, 23
    value, 22
symbol tables, 22
syntax notation, 3
synthetic instructions, 41
T
-T option, 62
table notation, 30
trap numbers, reserved, 37
.type, 51
U
-U option, 62
.uahalf, 51
.uaword, 51
unary operators, 9
user sections, 25
/usr/include/sys/trap.h, 37
V
-V option, 62
.version, 52
```

Copyright 1995 Sun Microsystems, Inc., 2550 Garcia Avenue, Mountain View, Californie 94043-1100 USA.

Tous droits réservés. Ce produit ou document est protégé par un copyright et distribué avec des licences qui en restreignent l'utilisation, la copie et la décompliation. Aucune partie de ce produit ou de sa documentation associée ne peuvent Être reproduits sous aucune forme, par quelque moyen que ce soit sans l'autorisation préalable et écrite de Sun et de ses bailleurs de licence, s'il en a.

Des parties de ce produit pourront etre derivees du système UNIX®, licencié par UNIX Systems Laboratories Inc., filiale entierement detenue par Novell, Inc. ainsi que par le système 4.3. de Berkeley, licencié par l'Université de Californie. Le logiciel détenu par des tiers, et qui comprend la technologie relative aux polices de caractères, est protégé par un copyright et licencié par des fourmisseurs de Sun.

LEGENDE RELATIVE AUX DROITS RESTREINTS : l'utilisation, la duplication ou la divulgation par l'administation americaine sont soumises aux restrictions visées a l'alinéa (c)(1)(ii) de la clause relative aux droits des données techniques et aux logiciels informatiques du DFAR 252.227- 7013 et FAR 52.227-19.

Le produit décrit dans ce manuel peut Être protege par un ou plusieurs brevet(s) americain(s), etranger(s) ou par des demandes en cours d'enregistrement.

MARQUES

Sun, Sun Microsystems, le logo Sun, Solaris sont des marques deposées ou enregistrées par Sun Microsystems, Inc. aux Etats-Unis et dans certains autres pays. UNIX est une marque enregistrée aux Etats-Unis et dans d'autres pays, et exclusivement licenciée par X/Open Company Ltd. OPEN LOOK est une marque enregistrée de Novell, Inc., PostScript et Display PostScript sont des marques d'Adobe Systems, Inc.

Toutes les marques SPARC sont des marques deposées ou enregitrées de SPARC International, Inc. aux Etats-Unis et dans d'autres pays. SPARCcenter, SPARCcluster, SPARCompiler, SPARCdesign, SPARC811, SPARCengine, SPARCprinter, SPARCserver, SPARStation, SPARCstorage, SPARCworks, microSPARC, microSPARC II et UltraSPARC sont exclusivement licenciées a Sun Microsystems, Inc. Les produits portant les marques sont basés sur une architecture développée par Sun Microsytems, Inc.

Les utilisateurs d'interfaces graphiques OPEN LOOK $^{\otimes}$ et Sun $^{\text{TM}}$ ont été développés par Sun Microsystems, Inc. pour ses utilisateurs et licenciés. Sun reconnait les efforts de pionniers de Xerox pour la recherche et le développement du concept des interfaces d'utilisation visuelle ou graphique pour l'industrie de l'informatique. Sun détient une licence non exclusive de Xerox sur l'interface d'utilisation graphique, cette licence couvrant aussi les licencies de Sun qui mettent en place OPEN LOOK GUIs et qui en outre se conforment aux licences écrites de Sun.

Le système X Window est un produit du X Consortium, Inc.

CETTE PUBLICATION EST FOURNIE "EN L'ETAT" SANS GARANTIE D'AUCUNE SORTE, NI EXPRESSE NI IMPLICITE, Y COMPRIS, ET SANS QUE CETTE LISTE NE SOIT LIMITATIVE, DES GARANTIES CONCERNANT LA VALEUR MARCHANDE, L'APTITUDE DES PRODUITS A REPONDRE A UNE UTILISATION PARTICULIERE OU LE FAIT QU'ILS NE SOIENT PAS CONTREFAISANTS DE PRODUITS DE TIERS.

CETTE PUBLICATION PEUT CONTENIR DES MENTIONS TECHNIQUES ERRONEES OU DES ERREURS TYPOGRAPHIQUES. DES CHANGEMENTS SONT PERIODIQUEMENT APPORTES AUX INFORMATIONS CONTENUES AUX PRESENTES, CES CHANGEMENTS SERONT INCORPORES AUX NOUVELLES EDITIONS DE LA PUBLICATION. SUN MICROSYSTEMS INC. PEUT REALISER DES AMELIORATIONS ET/OU DES CHANGEMENTS DANS LE(S) PRODUIT(S) ET/OU LE(S) PROGRAMME(S) DECRITS DANS DETTE PUBLICATION A TOUS MOMENTS.

