Simulation-of-radix-2-fast-fourier-transform-using-Verilog

Dumping some screen shots here. Implementing a basic 32-bit radix-2 butterfly system.

Actual Idea:

Flow Chart:

Note: I'll update the description soon. Main file is butterfly.v