
ETH zürich

Ariane: An open-source 64-bit RISC-V Application-Class Processor and latest Improvements



9 May 2018

Florian Zaruba

Professor Luca Benini Integrated Systems Laboratory ETH Zürich

RISC-V cores under development at IIS

| 32 bit | | | 64 bit |
|--|---|---|--|
| Low Cost Core | Core with DSP enhancements | Floating-point capable Core | Linux capable Core |
| Zero-riscy RV32-ICM Micro-riscy RV32-CE | RI5CY RV32-ICMX SIMD HW loops Bit manipulation Fixed point | RI5CY + FPU RV32-ICMFX | Ariane RV64-IC(MA) Full privileged specification |

A new perspective: Application class processor

- Currently: Bare metal
- Virtual Memory
 - Multi-program environment
 - Efficient sharing and protection
- Operating System
 - Highly sequential code
 - Increase frequency to gain performance
- Large software infrastructure
 - Drivers for hardware (PCIe, ethernet)
 - Application SW (e.g.: Tensorflow, ...)

- Larger address space (64-bit)
- Requires more hardware support
 - MMU (TLBs, PTW)
 - Privilege Levels
 - More Exceptions (page fault, illegal access)
- → Ariane an application class processor



ARIANE: Linux Capable 64-bit core

- Application class processor
- Linux Capable
 - M, S and U privilege modes
 - TLB
 - Tightly integrated D\$ and I\$
 - Hardware PTW
- Optimized for performance
 - Frequency: > 1.5 GHz (22 FDX)
 - Area: 185 kGE
 - Critical path: ~ 25 logic levels

- 6-stage pipeline
 - In-order issue
 - Out-of-order write-back
 - In-order commit
- Branch-prediction
- Scoreboarding
- Designed for extendability

Other open-source Linux capable RISC-V Cores


- Rocket: (5-stages, in-order)
 - RV64-GC
 - Part of generator written in Chisel
- Boom: (super-scalar, out-oforder)
 - RV64-GC
 - Configurable issue-width
- SHAKTI C-Class:
 - RV64G
 - BlueSpec Verilog

- Ariane: (6-stages, in-order)
 - RV64-IMC
 - System Verilog
- Why develop yet another core?
 - We do not want a SoC generator
 - We are a research group try out different things!
 - Don't be governed by a 3rd party
 - Because it is fun




First Implementation...

- ...after 4 months!
- External data cache and instruction cache
- Scoreboard
- Basic Branch prediction
- Modular design




Functional Overview


- 6-stage pipeline
- Branch prediction: 2-bit saturation counter, BHT
- Scoreboard manages dependencies and re-orders instructions
- All instructions until commit stage are speculative, single point for committing instructions
 - Easier to implement interrupts and debug functionality
 - Easier to do tandem verification
- Designed for higher performance in the future:
 - Dual Issue and/or OoO issue
 - Modular functional unit design



Scoreboarding and Merged Re-order Buffer

- Hide latency of multi-cycle instructions
- Clean and modular interface to functional units
 → scalability (FPU)
- Add issue port: Dual-Issue implementation
- Split execution into four steps:
 - Issue: Relatively complex issue logic (extra pipelinestage)
 - Read Operands: From register file or forwarded
 - Execute
 - Write Back: Mitigate structural hazards on writeback path
- Implemented as a circular buffer





Verification Strategy

- RISC-V tests
 - They help to get reasonably fast up and running
- Torture test framework
 - More thorough checking
 - (Known) weaknesses on compressed instructions
- Running applications on the FPGA (e.g.: booting Linux)
- →The existing RISC-V (test) infrastructure massively helps in kick starting the development of a new design
- Still: Verification is not exhaustive looking into more alternatives


Open-sourcing

- Ariane has been open-sourced in February 2018
 - Continue development on our public GitHub servers
 - We've been the most trending SV a couple of weeks ©
- We provide a Verilator port for an easy first evaluation
 - Works with a forked version of riscv-fesvr
- Unstable development can be found in the ariane_next branch
 - Fixes are being maintained on both branches
- Travis CI
 - Relies on Verilator and riscv-test to pass
 - We will tighten CI in the future to ensure only high quality commits being merged

Contributions

- We've got some non-trivial external contributions already
 - Moving branch-comparisons to ALU
 - Issues and bug fixes (for example related to flushing)
 - Testing and fixing the simulation environment
- They help me/us getting more work done, making the design continuously better
- Sometimes it may take some time until I can merge a PR bare with me!
- Every contribution makes this open-source project more successful

Latest Improvements



- Merged L1 D\$ and I\$ into the core
- Completely revised instruction front-end
 - First implementation was very naïve
 - Virtually Indexed Physically taggedI\$
 - Split BTB and BHT merged version was suffering a lot of capacity issues
 - Added RAS
- Re-naming in issue stage



Improvement Details


- Scan instruction words for ctrl flow changes (180 GE)
- New return address stack (RAS, 2-entries 1 kGE)
 - Cheap to detect calls and returns
 - Already depth 2 increases IPC* by 20% (323k cycles)
- Unconditional jumps are resolved immediately
 - They have been handled in the ex-stage before
 - Needs another adder
 - Reduced pressure on BHT
 - IPC* increased further by 11% (291k cycles)
- Simple re-naming (1.5 kGE)
 - Resolves WAW dependencies (288k cycles)
- No negative impact on timing

* measured on Dhrystone benchmark (387k cycles)




Critical Paths (Memory Interfaces)

- Load and stores are very common in RISC architectures
- Latency hurts in in-order designs
- Caches add (costly) tag-comparison
- Address translation adds to this already critical path
- A fast CPU design needs to account for these effects as much as possible
 - Virtually indexed, physically tagged caches
 - De-skewing



Kerbin: Proof of concept SoC for Ariane



SoC


PULP Peripherals

CLUSTER

- 64-bit interconnect
- Debug support

Full Debug support

- Leveraging existing infrastructure: RISC-V GDB
- Debug Bridge to communicate with hardware
- Allows for:
 - run-control
 - single-step
 - inspection
 - (hardware) breakpoints
- Essential for SW debug and hardware bring-up
- Trace debugging capabilities are planned



First Milestone: Booting Linux

- After 5 months managed to boot to user space on the FPGA
- Preloading the RAM
 - only initramfs
- At the time of development atomics where not mandatory
 - Busybox needed them anyway
 - Emulation in ERL (fork of BBL)
- A lot has changed since then
 - want to open-source the SoC in the near future

```
:osssssssdMNdssssssssss/.
  :osssssssyMMMMMNysssssss+.
                                     -hMMMMMdyyyhdmdys+yy`.yy+yyyyyyyys:
:ossssssyddyymMMmyymdssssssss+.
                                       -ydNdyyyyyyyyo`.sy`.yo.`oyyyyyyyyy
osssssydMMMMdyyymMMMMdsssssss+
                                       `--oyyyyyyyyyy`.yyy`.yyy`.yyyyyyyys.
osssssydMMMMdyyyymMMMMdssssssss+
:ossssssyddyymMmyymds++sssss+. '..'
                                     `-:::/syyyyyyyy`.yyy//yys`.yyyyyyys:
                       `+s+. .::::-`-:::::/syyyyyyo`.+syys+`.syyyyys:
  :osssssssyMMMMMNyo-
                            `::::::::+yyyyys:
    :osssssssdMNdso'
                             .:::::::::+yyyyyyyyyyyyyyyyyyys:
      :ossssssssss/
                              `:::::::/syyyyysyyyyyyyyyyy
        -055555555555
                            `-::::::::::+syyo/:/oyyyyyys:
                          `-::::/oyyys:
                          -:::::::sMdhhhNm:::::::::
    0.000000] OF: fdt: Ignoring memory range 0x80000000 - 0x80200000
    0.000000] Linux version 4.12.3-00011-gb0e01a2-dirty (msc17f11@badile14.ee.ethz.ch) (gcc
 version 7.1.1 20170509 (GCC) ) #737 Fri Sep 8 11:03:09 CEST 2017
     0.000000] Initial ramdisk at: 0xffffffff80014bd8 (534172 bytes)
    0.000000] Built 1 zonelists in Zone order, mobility grouping off. Total pages: 3535
    0.000000] Kernel command line: console=sbi_console
    0.000000] PID hash table entries: 64 (order: -3, 512 bytes)
    0.000000] Dentry cache hash table entries: 2048 (order: 2, 16384 bytes)
    0.000000] Inode-cache hash table entries: 1024 (order: 1, 8192 bytes)
    0.000000] Sorting __ex_table...
    0.000000] Memory: 11320K/14336K available (1484K kernel code, 105K rwdata, 305K rodata,
 608K init, 208K bss, 3016K reserved, 0K cma-reserved)
    0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=1, Nodes=1
    0.000000] NR_IRQS:32 nr_irqs:32 0
    0.000000] riscv,cpu_intc,0: 64 local interrupts mapped
    0.000000] clocksource: riscv_clocksource: mask: 0xffffffff max_cycles: 0xffffffff, max_
idle_ns: 76450417870 ns
```

FPGA Mapping

Full FPGA implementation


Xilinx Vertex 7 – VC707

■ Core: 50 – 100 MHz

Core: 15 kLUTs

1 GB DDR3


- FPGA implementation allows for fast prototyping – HW/SW codesign
- Area allows for exploration of multi-processor systems



ASIC Mapping (Poseidon)

- Ariane has been taped-out December 2017 in Globalfoundries 22nm FDX
- Silicon implementation in GF22FDX, mixed LVT and SLVT libraries.
- The system features 16 kByte of instruction and 32 kByte of data cache.
 - D\$: 8-way, 4 kByte
 - \$\ \text{I\$: 4-way, 4 kByte}\$
- Timing closure: 910 MHz @ SSG, 125/-40 °C, 0.72V – NO BB
- Area: 0.23 mm2 175 kGE
- I/O and L2 are shared with Quentin

Ariane





Challenges in Higher Speed Designs (Physical Design)

Memories are slow compared to logic:

- Use fast cache cuts (not always available)
- We need reasonably large L1 memories (especially data cache)
- High set-associativity leads to congestion issues

Clock distribution:

 Shielding: takes away valuable routing resources

Useful Skew:

- Needed to balance request and response path
- Request path: fast (only address calculation)
- Response path: slow (address translation, tag comparison, way select)
- Too much de-skewing leads to a lot of hold-time violation on the memories



Kosmodrom

 We are currently working on another tape-out in GF22 heterogeneous dual-core system


 A high performance variant (> 1 GHz @ 0.8V)

A ultra low power version @0.5V


Coreplices share memory and

I/O

FP Accelerator



660 µm




Kosmodrom – A closer Look

690 μm

EX 990 mm Issue Xbar

High Performance Implementation (8T; 0.8V; 20, 24, 28 S/LVT)

610 μm



ULP Implementation (7.5T; 0.5V; 28, 32, 36 S/LVT)


What we are currently working on...

- Currently working on supporting F and Dextension
- Reduced precision vector operations (IEEE 754 – FP8, FP16, FP16alt and FP32)
- Stand-alone floating point unit (~ 200 kGE) will be released in the next months

- Improved integer divider (SRT-4)
- Vector Unit (Matheus, talk to him)
- Hardware support for atomic memory operations (currently emulated in BBL)

Help Wanted...

- Managed via Github's issue tracker
- Improved branch-predictors, dual-issue, multithreading,...
- Cache-coherent interconnect and caches
- Support for official RISC-V debug
- Use it and give me honest feedback!
- Approach me at the workshop!




Questions?

www.pulp-platform.org



@pulp_platform



Florian Zaruba², Davide Rossi¹, Antonio Pullini², Francesco Conti¹, Michael Gautschi², Frank K. Gürkaynak², Florian Glaser², Stefan Mach², Giovanni Rovere², Igor Loi¹ Davide Schiavone², Germain Haugou², Manuele Rusci¹, Alessandro Capotondi¹, Giuseppe Tagliavini¹, Daniele Palossi², Andrea Marongiu^{1,2}, Fabio Montagna¹, Simone Benatti¹, Eric Flamand², Fabian Schuiki², Andreas Kurth², Luca Benini^{1,2}



¹Department of Electrical, Electronic and Information Engineering

2 Integrated Systems Laboratory