RISC-V_Single_Cycle_Processor

This is a verilog project of digital logic course of UCI EE department