CSE350

Digital Electronics and Pulse Techniques

Lab Report

Name: Eftykhar Rahman

ID: 18301041

Section: CSE5

Submission Date: 3/7/21




Figure: OR Gate




Figure: AND Gate





Figure: Inverter Gate

012 Gate

VA	VB	Vp,	VP_	£12,	In-	VREY F
0	0	9-77×	2-9774	G-55 76	0.538	0.\$575 F
5	0			0.576	0.576	6.46
0	5	1.913/163	6	0.576	0.576	6. \$76
5	5	0	0	5	5	5
				l		

AND Craile

VR, VR, IR, IR 0 0 1.387x10 1. 50 518 18301041 Vi DR, Ver Vec I, Iz IB Ic Y 0 0.65 9.35 0 9.310 9.310 -310 1-9203 5 5 9.3 5.7 0.9 0.002 5.7 0.60 001 Report OIP both input ane logical zero on la ther diode will be on and output will be low. Then if input one logical high dide will be its and convenient will pass, if input is ligh, then dode with be on Shake and output will low.



N-19doloA @ Case 11 s. E. I. E. I. E. E. C. O VB < 0.5 Cut off mood. Care 2; (vi = 5v) B forult AB Bfored: Ic = 20172 at allowing to send in 12