CSE350

Digital Electronics and Pulse Techniques


Lab Report

Name: Eftykhar Rahman

ID: 18301041

Section: CSE5

Submission Date: 18/7/21




Input	Input	Irput VA	Input VB	√0	٧,	1/2	V3	V4	Vs	76
0	0	0	0	4.61	0.717	0.008	7.19 ×10	5	9-8	5
0	1	0	5	4 -61	6.755	0.05	7.25 ×10 ⁻⁰⁰⁹	5	4-80	5
1	0	5	0	4.61	0.76	0.05	7·25	5	4%	5
1	7	5	5	0.009	2.66	1.95	1.04	1.13	0-57	4-997

1. In NAND Grate if one of the input is low on 0,
the output will be thigh on 1. Also if both the input
is 0, the output will be 1 and if both the inputs

are 1, then the output will be 0.

In figure 1, if one of the input is low transiston. I. and To will be in saturation mood. So, the collector voltage of transistons will be 0.1 v which is the base voltage of transiston To. Therefore, To will be in cut-off mood as evell as To and to. So, the output will be close to Vcc which is logical high and thus work in the ease of NAND Grote.

2. Totem pole stage also known as output section which has 2 complementary pain of transistors, each amplifying one another.



4 T3 is a phase splitter for B4 and B5 which conduct in such way if one is in out off the other will be on.

5 If Diode Di is not used, By would be in saturation mood which result such a way that pass excess contrent.

6. V6=5 V5 = 4.8 [From Proteus Data]

V6-V5 = 0.2 which is VE for T5

Therefore, T5 is in forward Active Mode.

