

CSE350

Digital Electronics and Pulse Techniques


# Lab Report

Name: Eftykhar Rahman

ID: 18301041

Section: CSE5

Submission Date: 18/7/21




Input A	Input B	Input $V_A$	Input $V_B$	$V_0$	$V_1$	$V_2$	$V_3$	$V_4$	$V_5$	$V_6$
0	0	0	0	4.61	0.717	0.008	$7.19 \times 10^{-009}$	5	4.8	5
0	1	0	5	4.61	0.755	0.05	$7.25 \times 10^{-009}$	5	4.80	5
1	0	5	0	4.61	0.76	0.05	$7.25 \times 10^{-009}$	5	4.8	5
1	1	5	5	0.009	2.66	1.05	1.04	1.13	0.57	4.997

1. In NAND Gate if one of the input is low or 0, the output will be high or 1. Also if both the input is 0, the output will be 1 and if both the inputs are 1, then the output will be 0.

In figure 1, if one of the input is low transistor  $T_1$  and  $T_2$  will be in saturation mood. So, the collector voltage of transistors will be 0.1V which is the base voltage of transistor  $T_3$ . Therefore,  $T_3$  will be in cut-off mood as well as  $T_4$  and  $T_5$ . So, the output will be close to  $V_{cc}$  which is logical high and thus work in the case of NAND Gate.

2. Totem pole stage also known as output section which has 2 complementary pair of transistors, each amplifying one another.



4  $T_3$  is a phase splitter for  $Q_4$  and  $Q_5$  which conduct in such way if one is in cut off the other will be on.

5 If Diode  $D_1$  is not used,  $Q_3$  would be in saturation mode which result such a way that pass excess current.

6.  $V_6 = 5$        $V_5 = 4.8$       [From Proteus Data]

$V_6 - V_5 = 0.2$  which is  $V_{BE}$  for  $T_5$

Therefore,  $T_5$  is in forward Active Mode.

7.

