



1. a) n-well mask




⑥ Steps to fabricate n-well

① Oxidation : SiO_2 on the top of Si ^{/blank} wafer




② Photoresist




③ Lithography


Expose photoresist through n-well mask




④ Etch




⑤ Strip Photoresist



⑥ n-well : formed with diffusion or ion implantation




2. (a) 2-to-1 multiplexer using basic logic gates:




So, total number of transistors required
 = 2 AND gates + 1 OR gate + 1 inverter
 = $2 \times 6 + 6 + 2$
 = 20


2-input AND gate



2-input OR Gate




(b) 2-to-1 multiplexer design using transmission gates



S	Y
0	D ₀
1	D ₁



(truth table)



So, total number of transistors required = 4

This design is non-restoring since any noise on the input line goes directly to the output

Mid Spring '22



Table

Present state $y_4 y_3 y_2 y_1$	Next State		Output				
	$w=0$ $y_4 y_3 y_2 y_1$	$w=1$ $y_4 y_3 y_2 y_1$	Ain	Bin	Count	Bit-OR	Done
A 0001	A 0001	B 0010	0	0	0	0	0
B 0010	C 0100	C 0100	0	<u>1</u>	<u>1</u>	0	0

C	0	1	0	0	D	1	0	0	0	B	1	0	0	0	0	0	0	1	0
D	1	0	0	0	A	0	0	0	1	A	0	0	0	1	1	0	0	0	1

$$Y_1 = \bar{w}y_1 + y_4$$

$$Y_2 = wy_1$$


$$Y_3 = y_2$$

$$Y_4 = y_3$$

$$Bin = Count = y_2$$


$$Bit_OR = y_3$$

$$Ain = Done = y_4$$




Part (a)


OAI 31 \rightarrow CMOS \rightarrow stick \rightarrow area




$$F = (A+B+C)D$$



way 1



way 2




way 1

area : height : 6 tracks
 $\therefore (6 \times 8) \lambda$
 $= 48 \lambda$

width : 5 tracks

$\therefore (5 \times 8) \lambda$
 $= 40 \lambda$

area $48 \times 40 \lambda^2$
 $= 1920 \lambda^2$



way 2



height : 48λ

width : 40λ

area : $1920\lambda^2$

Question 2

Part (b)



$$\begin{aligned}
 Y &= \overline{(\bar{A} + B)(A + \bar{B})} \\
 &= \overline{A\bar{A} + \bar{A}\bar{B} + AB + B\bar{B}} \\
 &= \overline{AB + \bar{A}\bar{B}} \\
 &= \overline{AB} \cdot \overline{\bar{A}\bar{B}} \\
 &= (\bar{A} + \bar{B})(A + B) \\
 &= A\bar{B} + A\bar{B}
 \end{aligned}$$

XOR Gate

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Area:

Height: $(7 \times 8\lambda) = 56\lambda$

width: $(5 \times 8\lambda) = 40\lambda$

$\therefore \text{area} = 2240\lambda^2$