

2012-12-03  
WITH R28: NORMAL MCLK  
WITH U2: INVERTED MCLK


OPTIONAL U.FL  
INPUT SOCKETS

PULL LOW IN CASE NOT CONNECTED


2012-12-03 REMOVE TERMINAL REGS

2012-12-03 REMOVE ALL FB

2012-08-29 Another optional Group  
Added for dual mono configuration



Title		
Low Jitter Clock Board RECLOCK		
Size	Document Number	Rev.0
B	Design By Ian Jin	
Date:	Saturday, December 08, 2012	Sheet 2 of 4



2012-12-03 ADD MORE MLCC FOR LESS RF POWER NOISE

C27-C32

Title		
Low Jitter Clock Board CLOCK		
Size B	Document Number Design By Ian Jin	Rev 2.0
Date:	Saturday, December 08, 2012	Sheet 3 of 4

