

# C3D: Mitigating the NUMA Bottleneck via Coherent DRAM Caches

## Detailed Protocol Specification

Cheng-Chieh Huang<sup>1</sup>, Rakesh Kumar<sup>1</sup>, Marco Elver<sup>1</sup>, Boris Grot<sup>1</sup>  
and Vijay Nagarajan<sup>1</sup>

<sup>1</sup>University of Edinburgh

August 12, 2016

## 1 Introduction

This document provides a detailed description of the C3D cache coherence protocol [HKE<sup>+</sup>16].

## 2 Controllers

The following summarizes the notation and assumptions used in the transition tables:

- Format of receive message action: `source?Message`
- Format of send message action: `destination!Message`
- Only the message types `Data` and `PutX` carry data.
- No ordering constraints on interconnect.
- The sharer list or owner entry per line `b.so` points to sockets. The functions `llc(socket)` and `dram(socket)` are used to refer to the LLC or DRAM cache controller within the socket respectively; `self` refers to the controller's socket.

### 2.1 LLC Controller

Table 1 shows the last level on-chip cache controller.

## **2.2 DRAM Cache Controller**

Table 2 shows the DRAM cache controller.

## **2.3 Directory Controller**

Table 3 shows the main memory directory controller.

Table 1: LLC Cache Controller

	Read	Write	Replacement	src?Data	src?Downgrade	src?Inv	src?PutAck	src?UpgradeAck
I	dram(self)!GetS; → IS	dram(self)!GetX; → IM				src!InvAck;	src!InvAck;	
IS	stall;	stall;	stall;	copy data; hit; → S		src!InvAck; → IS_I	src!InvAck; → IS_I	
IS_I	stall;	stall;	stall;	hit; → I		src!InvAck;		
IM	stall;	stall;	stall;	copy data; hit; dir!DataAck; → M	src!DowngradeAck; → IM_S	src!InvAck;	src!InvAck;	
IM_S	stall;	stall;	stall;	copy data; hit; dram(self)!PutX; → MS;		src!InvAck;		
S	hit;	dram(self)!Upgrade; → SM	→ I			src!InvAck;		
SM	stall;	stall;	stall;	copy data; hit; dir!DataAck; → M		src!InvAck;		hit; dir!DataAck; → M
M	hit;	hit;	dram(self)!PutX; → MI;		dram(self)!PutX; src!DowngradeAck; → MS	dir!PutX; → I		
MI	stall;	stall;	stall;		src!DowngradeAck;	→ I	→ I	
MS	stall;	stall;	stall;			src!InvAck; → MI	→ S	

Table 2: DRAM Cache Controller

	Replacement	src?GetS	src?GetX	src?Upgrade	src?Inv	src?Data	src?PutX	src?UpgradeAck
I		dir!GetS; → IS	dir!GetX; → IM	dir!Upgrade; → SM_U	llc(self)!Inv; → IS_I		// forward dir!PutX;	
IS	stall;				llc(self)!Inv; → IS_I	copy data; llc(self)!Data; → S	// forward dir!PutX;	
IS_I	stall;				src!InvAck;	llc(self)!Data; → I		
IM	stall;				src!InvAck;	copy data; llc(self)!Data; → M	// forward dir!PutX;	
S	→ I	src!Data;	dir!GetX; → SM	dir!Upgrade; → SM_U	llc(self)!Inv; → I			
SM	stall;				llc(self)!Inv; → IM	copy data; llc(self)!Data; → M		
SM_U	stall;				llc(self)!Inv; → IM	copy data; llc(self)!Data; → M		llc(self)!UpgradeAck; → M
M	→ I				llc(self)!Inv; → I		copy data; dir!PutX; → S	

Table 3: Directory Controller

	Replacement	src?GetS	src?GetX	src?Upgrade	src?PutX	src?DataAck	src?DowngradeAck	src?InvAck
I		src!Data;	dst $\leftarrow$ all - {src}; dram(dst)!Inv; b.so $\leftarrow$ {src}; tbe.need_acks $\leftarrow$  dst ; $\rightarrow$ IM_IA	dst $\leftarrow$ all - {src}; dram(dst)!Inv; b.so $\leftarrow$ {src}; tbe.need_acks $\leftarrow$  dst ; $\rightarrow$ IM_IA				
IM_IA	stall;	stall;	stall;	stall;				tbe.need_acks--; <b>if</b> tbe.need_acks = 0 <b>then</b> dram(b.so)!Data; $\rightarrow$ IM_DA <b>endif</b>
IM_DA	stall;	stall;	stall;	stall;	copy data; llc(src)!PutAck; $\rightarrow$ MI	$\rightarrow$ M		
S	$\rightarrow$ I	b.so $\leftarrow$ b.so $\cup$ {src}; src!Data;	dst $\leftarrow$ b.so - {src}; dram(dst)!Inv; b.so $\leftarrow$ {src}; tbe.need_acks $\leftarrow$  dst ; $\rightarrow$ SM_IA	dst $\leftarrow$ b.so - {src}; dram(dst)!Inv; b.so $\leftarrow$ {src}; tbe.need_acks $\leftarrow$  dst ; <b>if</b> src $\in$ dst <b>then</b> $\rightarrow$ SM_U_IA <b>else</b> $\rightarrow$ SM_IA <b>endif</b>				
SM_IA	stall;	stall;	stall;	stall;				tbe.need_acks--; <b>if</b> tbe.need_acks = 0 <b>then</b> dram(b.so)!Data; $\rightarrow$ SM_DA <b>endif</b>
SM_U_IA	stall;	stall;	stall;	stall;				tbe.need_acks--; <b>if</b> tbe.need_acks = 0 <b>then</b> dram(b.so)!UpgradeAck; $\rightarrow$ SM_DA <b>endif</b>
SM_DA	stall;	stall;	stall;	stall;	copy data; llc(src)!PutAck; $\rightarrow$ MI	$\rightarrow$ M		
M	dram(b.so)!Inv; $\rightarrow$ MI	llc(b.so)!Downgrade; b.so $\leftarrow$ b.so $\cup$ src; tbe.req $\leftarrow$ src; $\rightarrow$ MS2	dram(b.so)!Inv; b.so $\leftarrow$ {src}; $\rightarrow$ MM_P	dram(b.so)!Inv; b.so $\leftarrow$ {src}; $\rightarrow$ MM_P	copy data; llc(src)!PutAck; $\rightarrow$ I			
MM_P	stall;	stall;	stall;	stall;	// forward dram(b.so)!Data; $\rightarrow$ MM_DA			
MM_DA	stall;	stall;	stall;	stall;	copy data; llc(src)!PutAck; $\rightarrow$ MI	$\rightarrow$ M		
MS2	stall;	stall;	stall;	stall;	copy data; $\rightarrow$ MS1		$\rightarrow$ MS1	
MS1	stall;	stall;	stall;	stall;	copy data; dram(tbe.req)!Data; llc(src)!PutAck; $\rightarrow$ S		dram(tbe.req)!Data; llc(src)!PutAck; $\rightarrow$ S	
MI	stall;	stall;	stall;	stall;	copy data; $\rightarrow$ I	$\rightarrow$ I		$\rightarrow$ I

## References

- [HKE<sup>+</sup>16] Cheng-Chieh Huang, Rakesh Kumar, Marco Elver, Boris Grot, and Vijay Nagarajan. C3D: Mitigating the NUMA Bottleneck via Coherent DRAM Caches. In *IEEE/ACM International Symposium on Microarchitecture (MICRO)*, October 2016.