

## FUNDAMENTALS OF QUANTITATIVE DESIGN AND ANALYSIS

- introduction
- classes of computers
- define computer architecture
- trends in technology
- power and energy
- cost
- dependability
- performance
- principles of computer design.

## MEMORY HIERARCHY DESIGN

- introduction
- optimization of cache performance
- memory technology and optimization
- protection

## INSTRUCTION LEVEL PARALLELISM (ILP) AND ITS EXPLOITATION

- ILP concepts and challenges.
- basic compiler techniques for exploiting ILP.
- reduced branch costs with advanced branch pred.
- overcoming data hazards with dynamic scheduling.
- dynamic scheduling examples & algorithms.
- hardware based speculation.
- multiple issue

- static & dynamic scheduling
- speculation
- multithreading
- exploiting thread level parallelism to improve uniprocessor throughput (core i7 and ARM cortex A8).
- data level parallelism in vector SIMD and GPU architecture.
- vector architecture, SIMD instruction set extensions for multimedia
- GPUs
- detecting and enhancing loop level parallelism.

### THREAD LEVEL PARALLELISM

- ~~centralized~~ centralized shared memory architecture.
- performance of shared memory multiprocessors.
- distributed shared memory multiprocessors.
- distributed shared memory & directory-based <sup>cache coherence</sup> cache
- models of memory consistency.

~~WARE~~

### WAREHOUSE SCALE COMPUTERS

- to exploit request-level and data-level parallelism.
- introduction to domain specific architectures.

① John L Hennesy, David A Patterson

"Computer Architecture: A quantitative approach". 56  
6

notes

2. David E Culler, Jaswant Singh with Anoop Gupta.  
 "Paralled Computer Architecture".  
 a hardware software approach. cache coherence prot. garita adwait. 1996

3. David A Patterson & John L Hennessy  
 "Computer organization and design the hardware /  
 software interface" V 2014 RISC V.

(M)  
 PAPPERS

① john & david "a bronze time for digital system  
 communications of acm feb 2019.

② jeff dean, david & cliff young  
 "a new golden age in comp. arch." empowering  
 the machine learning revolution".  
 IEEE micro mar. / april. 2018.

③ norman jooppi, cliff, nishant patel & david.  
 "a domain specific architecture for deep neural  
 networks" CACM sep 2018.

④ mit.edu MIT news building hardware for the  
 next generation of AI. nov. 30 2017.

proceeding of IEEE

"efficient processing of deep neural networks".

- ⑤ 21st century Computer architecture a community white paper may 2012.
- ⑥ workshop on advanced computer arch. research. aug. 2010.
- ⑦ " " " " " sep. 2010.

## PROJECT

- RISC V processor.

assembly language programming RISC V.

design and simulation of a processor.

cache coherence protocols.

the gem 5 simulator (gems.org).

mul sim multiprocessor simulator.

simics a full system simulation platform.

IEEE computer feb 2002.

2 1/2 & 3D chips dark silicon.

quantum computers.

Optical interconnect.

optoelectronic microprocessors with existing tech. and manufacturing. MIT news dec 23, 2015.



non-volatile storage

"non-volatile processor architecture - exploring for energy harvesting applications".

IEEE micro sep-oct 2015.

centip 3DE : a 64 core 3D stacked near threshold system

sekar borkar and andrew chim, "the future of microprocessors". CACM may 2011.

Knight's landing, 2nd gen. intel xeon<sup>(5)</sup> product  
IEEE micro mar/apr. 2016.

unlocking ordered parallelism with swarm arch,  
IEEE micro may/jun 2016.

"instruction set should be free. the case for RISC-V" Krste Asanovic & david.

technical report UCB/EECS-2014-2016  
aug 6, 2014.

RISC-V simulator called Venus is available.

@: [kvaish.me/venus/](http://kvaish.me/venus/).

the instructions to use the simulator are at the link: [www-inst.eecs.berkeley.edu/~cs61c/fu17/labs/3/](http://www-inst.eecs.berkeley.edu/~cs61c/fu17/labs/3/).

## COMPUTER TECHNOLOGY

① - see spectrum 83 january issue  
japanese people.

moore's law dennard scaling.  $N / 1.2V$ .

comp. tech. improvement & advances in tech. used  
to build comp. and from innov. in comp. design.

stored prog. concept. - von neumann.

electromech. calc. needed human intervention.

technological improvements historically have been  
fairly steady. and progress arising from  
better comp. arch. has been less consistent.

koular, jsp singh, anoop gupta,  
parallel computing.