

EXPLOITING ILP USING MULTIPLE ISSUE PROCESSORSAND STATIC SCHEDULING

the idea is to achieve an ideal CPI. $CPI < 1$ possible if we issue more than 1 instructions. we want to decrease CPI to less than 1. there are 3 major flavours of the multiple issue processors.

by compiler

(a) statically scheduled superscalar processors.(b) VLIW very long instruction word processors. \rightarrow fixed no. of inst. by compiler.(c) dynamically scheduled superscalar processors. \rightarrow executed out of order

issue variable no. of instructions.

two types of superscalar processors issue varying no. of instructions. if they are statically scheduled, they will carry out in-order execution; if they are dynamically scheduled, we will have out-of-order execution.

VLIW processors issue a fixed no. of instructions, they are formatted as - long instruction - or fixed instruction pattern. ~~can~~ VLIW processors are inherently statically scheduled by the compiler.

intel, HP came up with itanium architecture. EPIC, appendix H. the basic VLIW approach will have (they use multiple independent functional units

exploiting ILP using dynamic scheduling. multiple issue

and speculation.

ADVANCED TECHNIQUES WITH INSTRUCTION DELIVERY AND SPECULATION.

able to deliver a high bandwidth instruction stream. recent multiple issue processors would be delivering 4-8 instructions per clock cycle. this demands increasing the instruction delivery bandwidth.

value prediction could further enhance LP. most difficult aspect is handling branches. so we can have branch target buffers, when can have buffer with return addresses.

we have return address predictors, which is a small buffer operating on a stack.

INTEGRATED INSTRUCTION FETCH UNIT

- ① integrated branch prediction
- ② instruction prefetch unit.
- ③ instruction memory. acc
- ④ register renaming vs. reorder buffer.

REGISTER RENAMING VS REORDER BUFFER.

speculation may increase power consumption but total power consumed may be less.

Studies of limitations of ILP.

hw model. ideal perfect processors.

limitations of ILP on realizable processor.

64 instructions per clock.

→

→