

TOMASULO SCHEME

	* January
0	the distribution of the hazard detection logic
	the elimination of stalls for warw and war hazards.
	assume the following latencies. 2000
	load - 1 cycle oxeld - 2 cycles,
	mult - 6 gicles der - 12 cycles.
	SLAW 100
	when the final d. is ready to write the result.
	and the second of the second o
	INSTRUCTION GATION
J.M.	of scale - Venezulation and the second - second
	instruction issue execute conte result.
	/ld 66, 32 (x2) V V
	fid f2, 44 (x3) Y 11 V
	bmid 60, 62, 64 V
	bookd 68, 62,66 V V
	fdird 60, 60, 66 v
	fadde 16, 18, 12
	FILE
	RESERVATION STATION
	op v. V. as ak
	mame busy to be
	load x
	bootd2 x
	add1 x
	add 2 ×
	add3 ×

	Classmate Pata 24
	Date 29. 1. 2020 Page 2
	mame busy by vy ag 2 mull v mem [44+ reg [x3]]
	mul2 V DIV muli
1	mem[32+x2]
	REGISTER STATUS
	Janes Barrell
	field 60 62 64 f6 f8 f0
	@i muli muli
	the soft of the second of the sould be the
	tomasulois scheme es applied in multiple - i'ssue precess
	advantage: tomasilo's algo was designed before caches.
	the presence of ache - inherently unpredictable delays.
1200	
	A A A Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y
WIW.	this has been one of the major motivations for dynamic
barches	this has been one of the major motivetions for dynamic scheduling Oprocessors have become more aggressive in
	this has been one of the major motivations for dynamic
branches may be better.	this has been one of the major motivetions for dynamic scheduling Oprocessors have become more aggressive in
branches may be better.	this has been one of the major motivations for dynamic scheduling Oprocessors have become more aggressive in their issue capability.
branches may be better.	this has been one of the major motivations for dynamic scheduling Oprocessors have become more aggressive in their issue capability. Tegister renaming, degramic schaduling and spewboing became more important
branches may be better.	this has been one of the major motivations for dynamic scheduling Oprocessors have become more aggressive in their issue capability. Their issue capability and spewboin became more important. The capability and spewboin and spewboin the came more important.
branches may be better.	this has been one of the major motivetions for dynamic scheduling Oprocessors have become more aggressive in their issue capability. Tregister renaming, degramic schaduling and spewlation became more important. Or can achieve high performance continout regarding the compiler to target code to a specific pipeline structure.
branches may be better.	this has been one of the major motivertions for dynamic scheduling Oprocessors have become more aggressive in their issue capability. Their issue capability. Their issue capability. Their issue capability. Their issue capability and spendator became more important. The capability and spendator became more important. The capability and spendator became more important. The capability and spendator and spendator became more important.
branches may be better.	this has been one of the major motivetions for dynamic scheduling Oprocessors have become more aggressive in their issue capability. Tregister renaming, degramic schaduling and spewlation became more important. Or can achieve high performance continout regarding the compiler to target code to a specific pipeline structure.
hanches may be better.	this has been one of the major motivetions for dynamic scheduling Oprocessors have become more aggressive in their issue capability. Tregister renaming, degramic schaduling and spewlation became more important. Or can achieve high performance continout regarding the compiler to target code to a specific pipeline structure.



HARDWARE BASED SPECULATION

try to exploit more ILP maintaining control deps. becomes an increasing burden. so branch prediction reduces the direct stalls attnibutable to brounches. Overcoming control dependence is done by speculating on the actions of branches. with speculation, we betch, issue, and execute instructions whereas dynamic scheduling only betokes and then issues instructions we need mechanism to handle the situation where speculation is incorrect. I had 1 todd 66.60 to the + He + H hardware based speculation combines 3 key ideas , 1 dynamic branch prediction (2) Speculation to allow the execution 11 of instruction before the control dependencies are resolved. different combinations of basic blocks. 1) flow of data values to choose when to execute

A a dynamic scheduling to deal with the scheduling of deterministre predicative hardware based speculation bollows the productive algo. instructions. this is referred to as data flow execution. [17] blood an Leater Bagalant say Chick issue execute conte (buffer) commit. Promise async. wes envation station + ROB must be free Creweler before



the ROB has 4 fields.

construction time, destination, value, ready.

REORDER BUFFER

entry busy inst. states dest. value

i × 61d 66, 32(x2) commit from mem [32 + reg [x2]]

2 x fed f2, 44(x3) commit f2 mem [44+ reg [x3]]

3 V fmolod f0, f2, f4 result f0 #2 x # reg [f4]

4 V foub.d f8, f2, f6 result f8 #2 - #1


5 V bolivide from for for the worter for \$14 + \$12

RESERVATION OF STATION OF ON OF THE STATION OF THE

name strugglop up visal ve

moll no smold regress . not #3

mul 2 yes faired amonta2+xx7 #5



prodict taken

predict not taken

FP	REG	ISTE	R ST	ATUS
----	-----	------	------	------

bield fo 61 62 63 64 65 60 67 f8 69 610 3 reordor# busy yes y

5th cds Appendix 3.

DYNAMIC BRANCH PREDICTION AND BRANCH PREDICTION BUFFER

2-bit prediction scheme: a prediction unit must

mise twice before it is changed.

predict taken

predict not taken

01

states in a

2-bit prediction

scheme.

- todrnament predictor Cornelative predictor

Itiple independent londhood units

ing ile using dynamic schooling