

			1	2	3	4
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	
M	T	W	T	F	S	S

3.8.2020

APRIL

Wednesday

WK 16 • 106-259

16

DESIGN FOR TESTABILITY

TAUGHT BY

• prof. ganesh V bhutekar

• renia inc.

COURSE TOPICS

1. introduction

• testing of electronic gadgets

• various types of tests

• VLSI design flow

• role of modeling and simulation in testing

2. faults and fault modeling

• detection of faults

• fault simulation & its applications

• functional testing

• exhaustive & non-exhaustive testing

APRIL

17

Thursday

107-258 • WK 16

3.8.2020

30	31	2				
2	3	4	5	6	7	1
9	10	11	12	13	14	8
16	17	18	19	20	21	15
23	24	25	26	27	28	22
5	M	T	W	T	F	29
						S

MARCH 2014

- automatic testing procedures

8

3. design for testability

- various features are to be incorporated to carry out testing from chiput & output pins.

- Scan architecture

- board-level testing

- signature analysis & testing

4. built in self test (BIST)

- BIST concepts

- test pattern generation

- BIST architectures

5. testing of analog & mixed signal ICs.

- testing of system on chip

			1	2	3	4
5	6	7	8	9	10	11
12	13	14	15	16	17	18
19	20	21	22	23	24	25
26	27	28	29	30	31	
M	T	W	T	F	S	S

3-8-2020

3

APRIL

Friday

WK 16 • 108-257

18

TEXTBOOKS

9

1. digital systems, testing, and testable design. (2001)

10

2. VLSI testing: digital and mixed analog/digital techniques. (1998)

11

3. essentials of electronic testing for digital & mixed signal VLSI circuits. (2000).

1

4. VLSI test principles & architectures: design for testability.

2

5. VLSI testing.

3

6. electronic design automation.

4

7. System-on-chip test architectures: nanometer design for testability.

5

6

8. testing of digital systems.