




















Title			
FPGA Unused			
Size	Document Number		Rev
C	5		1.0
Date:	Wednesday, November 20, 2019	Sheet	5 of 10







MASTER SPI M[2:0] = 001












PUDC_B=1: Deactive internal Pull up Resister



Title			
FPGA System			
Size	Document Number		Rev
C	7		1.0
Date:	Monday, November 25, 2019	Sheet	7 of 10







Title		
SFP		
Size	Document Number	Rev
C	10	1.0
Date:	Thursday, November 21, 2019	Sheet 10 of 10