CPU Memory Management



Lecture # 03

Fall 2019

Engr. Taufique-ur-Rehman <taufique.rehman@seecs.edu.pk>
Muhammad Imran Abeel <imran.abeel@seecs.edu.pk>

Outlines

§ General concepts of CPU architectures

§ Internal registers

§ Floating point unit

§ uP modes of operation

§ IA-32 memory managment

Modes of operations

Real addressing mode

Protected mode

System management mode

Virtual 8086 mode

[3]

Modes of operations (IA-32)

Real address mode

- Can access only **1MB** memory (beyond 80236).
- For **MS-DOS**
- One task at a time (**single-tasking**).
- Programs can **access shared memory** locations (Problem???)

Modes of operations (IA-32)

Real address mode

- Can access only **1MB** memory (beyond 80236).
- For **MS-DOS**
- One task at a time (**single-tasking**).
- Programs can **access shared memory** locations (Problem???)

Protected mode

- Can access only **4GB** RAM.
- For **Windows, Linus**
- Allows multi-tasking
- Memory reservation for each program.

Modes of operations (IA-32)

System management mode

- Implementing functions : **power management & system security**
- Usually implemented by **computer manufacturers**

Virtual 8086 mode

- In protected mode:
  the processor can directly execute a program in real-mode.

IA-32 memory management

Segmented memory model

- Real mode
- Segmented memory

Flat memory model

- Protected mode

Segmented memory model

- Intel 8088/8086 is a so-called 16-bit machine.
- Each register has 16 bits.
- 2^16 = 65536 = 64K
- But we want to use more memory (640K, 1M)…

Segmented memory model

- **1MB** total memory (real mode).
  - Base address
- Divided into **64KB** called segments.
  - Offset address
- **Linear address:** resultant of 16-bits base address and 16 bits offset address.

Segmented memory model

For code segment: CS:IP or CS:EIP
For stack : SS:SP or SS: ESP



Segmented memory model

- For code segment: CS:IP or CS:EIP
- For stack : SS:SP or SS: ESP

1000h:5000h calculate linear address?

Linear address calculations:



Left shift segment address by 4 locations — New Seg. address 10000h

Add offset into new address — Offset address 5000h

Linear address = — Linear address 15000h

[11]


Execution Unit
Bus Interface Unit
General Registers
AH
AL
BH
BL
CH
CL
DH
DL
SP
BP
SI
DI
Adder
20 Bit Address Bus
16 Bit Data Bus
CS
DS
SS
ES
IP
Internal Communikation Registers
16 Bit ALU Data Bus
Temporary Registers
ALU
Flags
Execution Unit Control System
Instruction Queue
1
2
3
4
5
6
Q Bus (8 Bits)
Bus Control Logic
External Bus

Segmented memory model

Segment : Offset

- Segment: one of CS, DS, SS, ES
- Real address = Segment * 16 + Offset
- Overlapping segments. For example:

  0000:01F0 = 0001:01E0 = 0010:00F0

Linear address calculation

- Activity

CS: 1200h IP: F000h

Calculate linear address?

Linear address : 21000h

Real mode operation

FIGURE 2–5 An application program containing a code, data, and stack segment loaded into a DOS system memory.



Segment & offset combination

Segment	*Offset*	*Special Purpose*
CS	IP	Instruction address
SS	SP or BP	Stack address
DS	BX, DI, SI, an 8- or 16-bit number	Data address
ES	DI for string instructions	String destination address

Protected mode memory model

In place of the segment address, the **segment register contains a selector** that selects a descriptor from a descriptor table.

The **descriptor** describes the **memory segment's location, length, and access rights**.

Global descriptor table

- segment definitions that apply to all programs

Local descriptor table

- segment definitions unique to a program.

Protected mode memory model

- Segment descriptor tables
- Program structure
  - § code, data, and stack areas
  - § CS, DS, SS segment descriptors
  - § global descriptor table (GDT)
- MASM Programs use the Microsoft flat memory model

Protected mode memory model

Local descriptor table

Base	Limit	Access
00021000	0010	
00006000	0001	
00002000	0000	



[19]

Descriptor table

- Each descriptor table contains **8192 descriptors**.

- A total of **16,384 total descriptors** are available to an application at any time.
- Max memory 4G X 16383 = 4TB



Descriptor table: 80286



- **Base address:** 24 bits
- **Limit Address (offset):** 16 bits
- Each descriptor is of **8-bytes**.
- An 80286 can access memory segments that are **between 1 and 64K bytes** in length.

Descriptor format: 80386



- **Base address:** 32 bits
- **Limit Address (offset):** 20 bits
- The 80386 and above access memory segments that are between **1 and 1M byte**, or **4K and 4G** bytes in length.

Descriptor table

Granularity bit:

- If G=0, segment limit of 00000H to FFFFFH.
- If G=1. multiplied by 4K bytes (appended with FFFH). The limit is then 00000FFFFH to FFFFFFFFH.

Available bit:

- If AV=1, mean memory segment available.



- If D=0, the instructions are 16-bit (backward compatible).

[23]

Protected mode memory management

The segment selector points to a **segment descriptor**, which contains the **base address of a memory segment**.

The 32-bit offset from the logical address is added to the segment's base address, generating a 32-bit linear address.



[24]

Example

Each segment descriptor indexes into the program's local descriptor table (LDT). Each table entry is mapped to a linear address:



Paging

- Virtual memory uses disk as part of the memory, thus allowing **sum of all programs can be larger than physical memory**.
- Only part of a **program must be kept in memory**, while the remaining parts are kept on disk.
- The memory used by the program is divided into small units called pages (4096-byte).
- As the program runs, the processor selectively unloads inactive pages from memory and loads other pages that are immediately required.

Paging

- OS maintains page directory and page tables
- **Page translation:** CPU converts the linear address into a physical address
- **Page fault:** occurs when a needed page is not in memory, and the CPU interrupts the program
- **Virtual memory manager (VMM) –** OS utility that manages the loading and unloading of pages
- OS copies the page into memory, program resumes execution

Paging



Figure 8.15 Allocation of Free Frames

Chunk of program:
page

Chunk of memory:
Frame

Page Translation

A linear address is divided into a **page directory field, page table field, and page frame offset.** The CPU uses all three to calculate the physical address.



Page Translation



Figure 8.16 Logical and Physical Addresses

[30]

CISC vs RISC

- **CISC – Complex Instruction Set**

  large instruction set

  high-level operations

  requires microcode interpreter

  examples: Intel 80x86 family

  - Mult 2,3

CISC vs RISC

- **RISC – Reduced Instruction Set**
  - Simple instruction formats
  - Small instruction set
  - Directly executed by hardware

Examples:

ARM (Advanced RISC Machines)

Questions?

THANK YOU!