



V4FX12LC

REV1




BOARD NAME :	VIRTEX-4 FX12 LC DEVELOPMENT BOARD
BOARD PART NUMBER :	DS-BD-V4FX12LC
BOARD REVISION :	1






BANK 3 - DDR & ETHERNET & CLOCK & SWITCH



- 16 IO
- 1 DDR*
- 1 CAN*
- 3 ETHERNET
- 4 SWITCHES
- 4 NC
- 2 DCI
- 1 VREF


* - DDR CLOCK FEEDBACK AND CLOCK SOURCE MUST BE ON SAME SIDE OF FPGA

BANK 4 - JX1 & SAM & CLOCK




- 16 IO
- 14 JX1
- 1 SAM
- 1 SOCKET

BANK 1 - ETHERNET & LED & CONFIG




- 16 IO
- 4 LED
- 10 ETHERNET
- 2 CONFIG


BANK 2 - CPU JTAG & CPU DEBUG



- 16 IO
- 2 CPU JTAG
- 6 CPU DEBUG
- 8 NC




64 IO



Pinout diagram of the U4-8 IC. The diagram shows a 16-pin package with pins labeled A0 through A7 and D0 through D7. The IC is connected to a 3.3V supply. The pinout is as follows:

Pin	Label	Function
A0	A0	VCC0
A1	A1	VCC0
A2	A2	VCC0
A3	A3	VCC0
A4	A4	VCC0
A5	A5	VCC0
A6	A6	VCC0
A7	A7	VCC0
D0	D0	IO_125P_CC_LC_8
D1	D1	IO_125N_CC_LC_8
D2	D2	IO_125P_VREF_8
D3	D3	IO_125N_VREF_8
D4	D4	IO_126N_8
D5	D5	IO_127P_8
D6	D6	IO_127N_8
D7	D7	IO_128P_8
A8	A8	IO_128N_VREF_8
A9	A9	IO_129P_8
A10	A10	IO_130P_8
A11	A11	IO_130N_8
A12	A12	IO_131P_8
A13	A13	IO_131N_8
A14	A14	IO_132P_8
A15	A15	IO_132N_8
A16	A16	IO_118N_8
A17	A17	IO_117N_8
A18	A18	IO_118P_8
A19	A19	IO_119N_8
A20	A20	IO_119P_8
A21	A21	IO_120P_8
A22	A22	IO_120N_VREF_8
A23	A23	IO_121P_8
A24	A24	IO_121N_8
A25	A25	IO_122P_8
A26	A26	IO_122N_8
A27	A27	IO_123P_VRN_8
A28	A28	IO_123N_VRN_8
A29	A29	IO_124P_CC_LC_8
A30	A30	IO_124N_CC_LC_8

60 JX2
4 SWITCH



PAGE TITLE
FPGA SECTION 3

LAST MODIFIED
Friday, March 04, 2005


C

JBE

1

5 of 13

CONFIGURATION




- NE15 | SHUNT-LO-CL
INSTALL ON JP9[1-2]
- NE16 | SHUNT-LO-CL
INSTALL ON JP9[3-4]
- NE17 | SHUNT-LO-CL
INSTALL ON JP9[5-8]


Mode	Pullups	0	1	2	3
Master-serial	No	■	■	■	■
Slave-serial	No	■	■	■	■
Master-SelectMAP	Yes	■	■	■	■
Slave-SelectMAP	No	■	■	■	■
Boundary-scan	No	■	■	■	■
Pull-ups ON					■
Pull-ups OFF					■

■ Indicates jumper installed (0)
□ Indicates jumper removed (1)


POWER




CPU DEBUG PORT




CPU JTAG PORT




PROM (PLATFORM FLASH)




PROGRAMMING DONE LED





PARALLEL IV PORT - FPGA/CPLD




SAM HEADER




JTAG CHAIN SELECTOR




JTAG CHAIN DIAGRAM







PROGRAM PUSHBUTTON












PROGRAM HOLD-OFF CIRCUIT














REV A		REV 1
FIRST RELEASE	<div>ADDED 2.5V PULL-UP TO PHY'S 2.5V_EN CHANGED CLOCK CAN TO 2.5V VCC ADDED SERIES TERMINATION TO CLK_100 ADDED SERIES TERMINATION TO TDO_FPGA REMOVED 100 OHM PULL-UP FROM TDO_FPGA ADDED CCLK SELECT JUMPER ADDED D0 CONNECTION TO FPGA IO REMOVED _2V5 FROM P160 NETNAMES MOVED PUSHBUTTONS FROM BANK8 TO BANK3 MOVED FOUR DIP SWITCH FROM BANK6 TO BANK8 MOVED USB AND RS232 SIGNALS FROM BANK3 TO BANK6 CHANGED DIP SWITCH PULL-UP VOLTAGE TO 3.3V ADDED PROGRAM HOLD-OFF CIRCUIT REMOVED SDF CIRCUIT & CONNECTOR REMOVED INIT_PROGRAM ADDED FIFTH RUBBER FOOT</div>	

PLACEMENT

BANK	IO	CLK
1	16	-
2	16	-
3	16	-
4	16	-
5	64	-
6	64	-
7	64	-
8	64	-
9	0	-
10	0	-
TOTAL	320	-

.. all IO on BANKs 3 & 4 can be used as global clock inputs
.. "N" GCLK PINS CAN ONLY BE USED AS A PAIR WITH THE "P" PIN

DEVICE	IO	CLK
CLOCKs	-	2
RS232	4	-
DDR	51	1
FLASH	43	-
CPU JTAG	2	-
CPU DEBUG	6	-
CONFIGURE	2	-
LCD	10	-
JX1	47	2
JX2	60	-
USB	3	-
ETHERNET	27	2
LEDs	4	-
SWITCHES	12	-
SAM	29	1
UNUSED	13	-
TOTAL	312	+ 8 = 320

ORANGE = 2.5V/3.3V IO
PINK = 2.5V IO
BLUE = 3.3V IO
GREEN = CLOCK
LIME = UNUSED

CONFIG SIGNAL PCB ROUTING