forked from torvalds/linux
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
clk: mediatek: add driver for MT8365 SoC
Add clock drivers for MT8365 SoC. Signed-off-by: Fabien Parent <fparent@baylibre.com> Signed-off-by: Markus Schneider-Pargmann <msp@baylibre.com>
- Loading branch information
1 parent
1b4dadc
commit 51c1bac
Showing
9 changed files
with
1,614 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,55 @@ | ||
// SPDX-License-Identifier: GPL-2.0 | ||
/* | ||
* Copyright (C) 2022 MediaTek Inc. | ||
*/ | ||
|
||
#include <dt-bindings/clock/mediatek,mt8365-clk.h> | ||
#include <linux/clk-provider.h> | ||
#include <linux/platform_device.h> | ||
|
||
#include "clk-gate.h" | ||
#include "clk-mtk.h" | ||
|
||
static const struct mtk_gate_regs apu_cg_regs = { | ||
.set_ofs = 0x4, | ||
.clr_ofs = 0x8, | ||
.sta_ofs = 0x0, | ||
}; | ||
|
||
#define GATE_APU(_id, _name, _parent, _shift) \ | ||
GATE_MTK(_id, _name, _parent, &apu_cg_regs, _shift, \ | ||
&mtk_clk_gate_ops_setclr) | ||
|
||
static const struct mtk_gate apu_clks[] = { | ||
GATE_APU(CLK_APU_AHB, "apu_ahb", "ifr_apu_axi", 5), | ||
GATE_APU(CLK_APU_EDMA, "apu_edma", "apu_sel", 4), | ||
GATE_APU(CLK_APU_IF_CK, "apu_if_ck", "apu_if_sel", 3), | ||
GATE_APU(CLK_APU_JTAG, "apu_jtag", "clk26m", 2), | ||
GATE_APU(CLK_APU_AXI, "apu_axi", "apu_sel", 1), | ||
GATE_APU(CLK_APU_IPU_CK, "apu_ck", "apu_sel", 0), | ||
}; | ||
|
||
static const struct mtk_clk_desc apu_desc = { | ||
.clks = apu_clks, | ||
.num_clks = ARRAY_SIZE(apu_clks), | ||
}; | ||
|
||
static const struct of_device_id of_match_clk_mt8365_apu[] = { | ||
{ | ||
.compatible = "mediatek,mt8365-apu", | ||
.data = &apu_desc, | ||
}, { | ||
/* sentinel */ | ||
} | ||
}; | ||
|
||
static struct platform_driver clk_mt8365_apu_drv = { | ||
.probe = mtk_clk_simple_probe, | ||
.remove = mtk_clk_simple_remove, | ||
.driver = { | ||
.name = "clk-mt8365-apu", | ||
.of_match_table = of_match_clk_mt8365_apu, | ||
}, | ||
}; | ||
builtin_platform_driver(clk_mt8365_apu_drv); | ||
MODULE_LICENSE("GPL"); |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,57 @@ | ||
// SPDX-License-Identifier: GPL-2.0 | ||
/* | ||
* Copyright (C) 2022 MediaTek Inc. | ||
*/ | ||
|
||
#include <dt-bindings/clock/mediatek,mt8365-clk.h> | ||
#include <linux/clk-provider.h> | ||
#include <linux/platform_device.h> | ||
|
||
#include "clk-gate.h" | ||
#include "clk-mtk.h" | ||
|
||
static const struct mtk_gate_regs cam_cg_regs = { | ||
.set_ofs = 0x4, | ||
.clr_ofs = 0x8, | ||
.sta_ofs = 0x0, | ||
}; | ||
|
||
#define GATE_CAM(_id, _name, _parent, _shift) \ | ||
GATE_MTK(_id, _name, _parent, &cam_cg_regs, _shift, \ | ||
&mtk_clk_gate_ops_setclr) | ||
|
||
static const struct mtk_gate cam_clks[] = { | ||
GATE_CAM(CLK_CAM_LARB2, "cam_larb2", "mm_sel", 0), | ||
GATE_CAM(CLK_CAM, "cam", "mm_sel", 6), | ||
GATE_CAM(CLK_CAMTG, "camtg", "mm_sel", 7), | ||
GATE_CAM(CLK_CAM_SENIF, "cam_senif", "mm_sel", 8), | ||
GATE_CAM(CLK_CAMSV0, "camsv0", "mm_sel", 9), | ||
GATE_CAM(CLK_CAMSV1, "camsv1", "mm_sel", 10), | ||
GATE_CAM(CLK_CAM_FDVT, "cam_fdvt", "mm_sel", 11), | ||
GATE_CAM(CLK_CAM_WPE, "cam_wpe", "mm_sel", 12), | ||
}; | ||
|
||
static const struct mtk_clk_desc cam_desc = { | ||
.clks = cam_clks, | ||
.num_clks = ARRAY_SIZE(cam_clks), | ||
}; | ||
|
||
static const struct of_device_id of_match_clk_mt8365_cam[] = { | ||
{ | ||
.compatible = "mediatek,mt8365-imgsys", | ||
.data = &cam_desc, | ||
}, { | ||
/* sentinel */ | ||
} | ||
}; | ||
|
||
static struct platform_driver clk_mt8365_cam_drv = { | ||
.probe = mtk_clk_simple_probe, | ||
.remove = mtk_clk_simple_remove, | ||
.driver = { | ||
.name = "clk-mt8365-cam", | ||
.of_match_table = of_match_clk_mt8365_cam, | ||
}, | ||
}; | ||
builtin_platform_driver(clk_mt8365_cam_drv); | ||
MODULE_LICENSE("GPL"); |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,63 @@ | ||
// SPDX-License-Identifier: GPL-2.0 | ||
/* | ||
* Copyright (C) 2022 MediaTek Inc. | ||
*/ | ||
|
||
#include <dt-bindings/clock/mediatek,mt8365-clk.h> | ||
#include <linux/clk-provider.h> | ||
#include <linux/platform_device.h> | ||
|
||
#include "clk-gate.h" | ||
#include "clk-mtk.h" | ||
|
||
static const struct mtk_gate_regs mfg0_cg_regs = { | ||
.set_ofs = 0x4, | ||
.clr_ofs = 0x8, | ||
.sta_ofs = 0x0, | ||
}; | ||
|
||
static const struct mtk_gate_regs mfg1_cg_regs = { | ||
.set_ofs = 0x280, | ||
.clr_ofs = 0x280, | ||
.sta_ofs = 0x280, | ||
}; | ||
|
||
#define GATE_MFG0(_id, _name, _parent, _shift) \ | ||
GATE_MTK(_id, _name, _parent, &mfg0_cg_regs, _shift, \ | ||
&mtk_clk_gate_ops_setclr) | ||
|
||
#define GATE_MFG1(_id, _name, _parent, _shift) \ | ||
GATE_MTK(_id, _name, _parent, &mfg1_cg_regs, _shift, \ | ||
&mtk_clk_gate_ops_no_setclr) | ||
|
||
static const struct mtk_gate mfg_clks[] = { | ||
/* MFG0 */ | ||
GATE_MFG0(CLK_MFG_BG3D, "mfg_bg3d", "mfg_sel", 0), | ||
/* MFG1 */ | ||
GATE_MFG1(CLK_MFG_MBIST_DIAG, "mfg_mbist_diag", "mbist_diag_sel", 24), | ||
}; | ||
|
||
static const struct mtk_clk_desc mfg_desc = { | ||
.clks = mfg_clks, | ||
.num_clks = ARRAY_SIZE(mfg_clks), | ||
}; | ||
|
||
static const struct of_device_id of_match_clk_mt8365_mfg[] = { | ||
{ | ||
.compatible = "mediatek,mt8365-mfgcfg", | ||
.data = &mfg_desc, | ||
}, { | ||
/* sentinel */ | ||
} | ||
}; | ||
|
||
static struct platform_driver clk_mt8365_mfg_drv = { | ||
.probe = mtk_clk_simple_probe, | ||
.remove = mtk_clk_simple_remove, | ||
.driver = { | ||
.name = "clk-mt8365-mfg", | ||
.of_match_table = of_match_clk_mt8365_mfg, | ||
}, | ||
}; | ||
builtin_platform_driver(clk_mt8365_mfg_drv); | ||
MODULE_LICENSE("GPL"); |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,112 @@ | ||
// SPDX-License-Identifier: GPL-2.0 | ||
/* | ||
* Copyright (C) 2022 MediaTek Inc. | ||
* Copyright (c) 2022 BayLibre, SAS | ||
*/ | ||
|
||
#include <dt-bindings/clock/mediatek,mt8365-clk.h> | ||
#include <linux/clk-provider.h> | ||
#include <linux/platform_device.h> | ||
|
||
#include "clk-gate.h" | ||
#include "clk-mtk.h" | ||
|
||
static const struct mtk_gate_regs mm0_cg_regs = { | ||
.set_ofs = 0x104, | ||
.clr_ofs = 0x108, | ||
.sta_ofs = 0x100, | ||
}; | ||
|
||
static const struct mtk_gate_regs mm1_cg_regs = { | ||
.set_ofs = 0x114, | ||
.clr_ofs = 0x118, | ||
.sta_ofs = 0x110, | ||
}; | ||
|
||
#define GATE_MM0(_id, _name, _parent, _shift) \ | ||
GATE_MTK(_id, _name, _parent, &mm0_cg_regs, _shift, \ | ||
&mtk_clk_gate_ops_setclr) | ||
|
||
#define GATE_MM1(_id, _name, _parent, _shift) \ | ||
GATE_MTK(_id, _name, _parent, &mm1_cg_regs, _shift, \ | ||
&mtk_clk_gate_ops_setclr) | ||
|
||
static const struct mtk_gate mm_clks[] = { | ||
/* MM0 */ | ||
GATE_MM0(CLK_MM_MM_MDP_RDMA0, "mm_mdp_rdma0", "mm_sel", 0), | ||
GATE_MM0(CLK_MM_MM_MDP_CCORR0, "mm_mdp_ccorr0", "mm_sel", 1), | ||
GATE_MM0(CLK_MM_MM_MDP_RSZ0, "mm_mdp_rsz0", "mm_sel", 2), | ||
GATE_MM0(CLK_MM_MM_MDP_RSZ1, "mm_mdp_rsz1", "mm_sel", 3), | ||
GATE_MM0(CLK_MM_MM_MDP_TDSHP0, "mm_mdp_tdshp0", "mm_sel", 4), | ||
GATE_MM0(CLK_MM_MM_MDP_WROT0, "mm_mdp_wrot0", "mm_sel", 5), | ||
GATE_MM0(CLK_MM_MM_MDP_WDMA0, "mm_mdp_wdma0", "mm_sel", 6), | ||
GATE_MM0(CLK_MM_MM_DISP_OVL0, "mm_disp_ovl0", "mm_sel", 7), | ||
GATE_MM0(CLK_MM_MM_DISP_OVL0_2L, "mm_disp_ovl0_2l", "mm_sel", 8), | ||
GATE_MM0(CLK_MM_MM_DISP_RSZ0, "mm_disp_rsz0", "mm_sel", 9), | ||
GATE_MM0(CLK_MM_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_sel", 10), | ||
GATE_MM0(CLK_MM_MM_DISP_WDMA0, "mm_disp_wdma0", "mm_sel", 11), | ||
GATE_MM0(CLK_MM_MM_DISP_COLOR0, "mm_disp_color0", "mm_sel", 12), | ||
GATE_MM0(CLK_MM_MM_DISP_CCORR0, "mm_disp_ccorr0", "mm_sel", 13), | ||
GATE_MM0(CLK_MM_MM_DISP_AAL0, "mm_disp_aal0", "mm_sel", 14), | ||
GATE_MM0(CLK_MM_MM_DISP_GAMMA0, "mm_disp_gamma0", "mm_sel", 15), | ||
GATE_MM0(CLK_MM_MM_DISP_DITHER0, "mm_disp_dither0", "mm_sel", 16), | ||
GATE_MM0(CLK_MM_MM_DSI0, "mm_dsi0", "mm_sel", 17), | ||
GATE_MM0(CLK_MM_MM_DISP_RDMA1, "mm_disp_rdma1", "mm_sel", 18), | ||
GATE_MM0(CLK_MM_MM_MDP_RDMA1, "mm_mdp_rdma1", "mm_sel", 19), | ||
GATE_MM0(CLK_MM_DPI0_DPI0, "mm_dpi0_dpi0", "vpll_dpix", 20), | ||
GATE_MM0(CLK_MM_MM_FAKE, "mm_fake", "mm_sel", 21), | ||
GATE_MM0(CLK_MM_MM_SMI_COMMON, "mm_smi_common", "mm_sel", 22), | ||
GATE_MM0(CLK_MM_MM_SMI_LARB0, "mm_smi_larb0", "mm_sel", 23), | ||
GATE_MM0(CLK_MM_MM_SMI_COMM0, "mm_smi_comm0", "mm_sel", 24), | ||
GATE_MM0(CLK_MM_MM_SMI_COMM1, "mm_smi_comm1", "mm_sel", 25), | ||
GATE_MM0(CLK_MM_MM_CAM_MDP, "mm_cam_mdp", "mm_sel", 26), | ||
GATE_MM0(CLK_MM_MM_SMI_IMG, "mm_smi_img", "mm_sel", 27), | ||
GATE_MM0(CLK_MM_MM_SMI_CAM, "mm_smi_cam", "mm_sel", 28), | ||
GATE_MM0(CLK_MM_IMG_IMG_DL_RELAY, "mm_dl_relay", "mm_sel", 29), | ||
GATE_MM0(CLK_MM_IMG_IMG_DL_ASYNC_TOP, "mm_dl_async_top", "mm_sel", 30), | ||
GATE_MM0(CLK_MM_DSI0_DIG_DSI, "mm_dsi0_dig_dsi", "dsi0_lntc_dsick", 31), | ||
/* MM1 */ | ||
GATE_MM1(CLK_MM_26M_HRTWT, "mm_f26m_hrtwt", "clk26m", 0), | ||
GATE_MM1(CLK_MM_MM_DPI0, "mm_dpi0", "mm_sel", 1), | ||
GATE_MM1(CLK_MM_LVDSTX_PXL, "mm_flvdstx_pxl", "vpll_dpix", 2), | ||
GATE_MM1(CLK_MM_LVDSTX_CTS, "mm_flvdstx_cts", "lvdstx_dig_cts", 3), | ||
}; | ||
|
||
static int clk_mt8365_mm_probe(struct platform_device *pdev) | ||
{ | ||
struct device *dev = &pdev->dev; | ||
struct device_node *node = dev->parent->of_node; | ||
struct clk_hw_onecell_data *clk_data; | ||
int ret; | ||
|
||
clk_data = mtk_alloc_clk_data(CLK_MM_NR_CLK); | ||
|
||
ret = mtk_clk_register_gates_with_dev(node, mm_clks, | ||
ARRAY_SIZE(mm_clks), clk_data, | ||
dev); | ||
if (ret) | ||
goto err_free_clk_data; | ||
|
||
ret = of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data); | ||
if (ret) | ||
goto err_unregister_gates; | ||
|
||
return 0; | ||
|
||
err_unregister_gates: | ||
mtk_clk_unregister_gates(mm_clks, ARRAY_SIZE(mm_clks), clk_data); | ||
|
||
err_free_clk_data: | ||
mtk_free_clk_data(clk_data); | ||
|
||
return ret; | ||
} | ||
|
||
static struct platform_driver clk_mt8365_mm_drv = { | ||
.probe = clk_mt8365_mm_probe, | ||
.driver = { | ||
.name = "clk-mt8365-mm", | ||
}, | ||
}; | ||
builtin_platform_driver(clk_mt8365_mm_drv); | ||
MODULE_LICENSE("GPL"); |
Oops, something went wrong.