Skip to content

Commit

Permalink
GRR: Release v1.02 event files
Browse files Browse the repository at this point in the history
This commit releases GRR v1.02 events and updates mapfile.csv
accordingly.
  • Loading branch information
edwarddavidbaker committed Feb 29, 2024
1 parent fcfdba3 commit b2a81e8
Show file tree
Hide file tree
Showing 4 changed files with 205 additions and 21 deletions.
152 changes: 141 additions & 11 deletions GRR/events/grandridge_core.json
Original file line number Diff line number Diff line change
@@ -1,9 +1,9 @@
{
"Header": {
"Copyright": "Copyright (c) 2001 - 2024 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for Intel(R) Grand Ridge Base Transceiver Station Family - V1.01",
"DatePublished": "01/16/2024",
"Version": "1.01",
"Info": "Performance Monitoring Events for Intel(R) Grand Ridge Base Transceiver Station Family - V1.02",
"DatePublished": "02/26/2024",
"Version": "1.02",
"Legend": ""
},
"Events": [
Expand Down Expand Up @@ -1151,12 +1151,38 @@
"PDISTCounter": "NA",
"Speculative": "1"
},
{
"EventCode": "0x71",
"UMask": "0x00",
"EventName": "TOPDOWN_FE_BOUND.ALL_P",
"BriefDescription": "Counts the number of retirement slots not consumed due to front end stalls [This event is alias to TOPDOWN_FE_BOUND.ALL]",
"PublicDescription": "Counts the number of retirement slots not consumed due to front end stalls [This event is alias to TOPDOWN_FE_BOUND.ALL]",
"Counter": "0,1,2,3,4,5,6,7",
"PEBScounters": "0,1,2,3,4,5,6,7",
"SampleAfterValue": "1000003",
"MSRIndex": "0x00",
"MSRValue": "0x00",
"Precise": "0",
"CollectPEBSRecord": "2",
"TakenAlone": "0",
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"PEBS": "0",
"Data_LA": "0",
"L1_Hit_Indication": "0",
"Errata": "null",
"Offcore": "0",
"Deprecated": "0",
"PDISTCounter": "NA",
"Speculative": "1"
},
{
"EventCode": "0x71",
"UMask": "0x00",
"EventName": "TOPDOWN_FE_BOUND.ALL",
"BriefDescription": "Counts the number of retirement slots not consumed due to front end stalls",
"PublicDescription": "Counts the number of retirement slots not consumed due to front end stalls",
"BriefDescription": "Counts the number of retirement slots not consumed due to front end stalls [This event is alias to TOPDOWN_FE_BOUND.ALL_P]",
"PublicDescription": "Counts the number of retirement slots not consumed due to front end stalls [This event is alias to TOPDOWN_FE_BOUND.ALL_P]",
"Counter": "0,1,2,3,4,5,6,7",
"PEBScounters": "0,1,2,3,4,5,6,7",
"SampleAfterValue": "1000003",
Expand Down Expand Up @@ -1463,12 +1489,38 @@
"PDISTCounter": "NA",
"Speculative": "1"
},
{
"EventCode": "0x72",
"UMask": "0x00",
"EventName": "TOPDOWN_RETIRING.ALL_P",
"BriefDescription": "Counts the number of consumed retirement slots. Similar to UOPS_RETIRED.ALL [This event is alias to TOPDOWN_RETIRING.ALL]",
"PublicDescription": "Counts the number of consumed retirement slots. Similar to UOPS_RETIRED.ALL [This event is alias to TOPDOWN_RETIRING.ALL]",
"Counter": "0,1,2,3,4,5,6,7",
"PEBScounters": "0,1,2,3,4,5,6,7",
"SampleAfterValue": "1000003",
"MSRIndex": "0x00",
"MSRValue": "0x00",
"Precise": "1",
"CollectPEBSRecord": "2",
"TakenAlone": "0",
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"PEBS": "1",
"Data_LA": "0",
"L1_Hit_Indication": "0",
"Errata": "null",
"Offcore": "0",
"Deprecated": "0",
"PDISTCounter": "0,1",
"Speculative": "0"
},
{
"EventCode": "0x72",
"UMask": "0x00",
"EventName": "TOPDOWN_RETIRING.ALL",
"BriefDescription": "Counts the number of consumed retirement slots. Similar to UOPS_RETIRED.ALL",
"PublicDescription": "Counts the number of consumed retirement slots. Similar to UOPS_RETIRED.ALL",
"BriefDescription": "Counts the number of consumed retirement slots. Similar to UOPS_RETIRED.ALL [This event is alias to TOPDOWN_RETIRING.ALL_P]",
"PublicDescription": "Counts the number of consumed retirement slots. Similar to UOPS_RETIRED.ALL [This event is alias to TOPDOWN_RETIRING.ALL_P]",
"Counter": "0,1,2,3,4,5,6,7",
"PEBScounters": "0,1,2,3,4,5,6,7",
"SampleAfterValue": "1000003",
Expand All @@ -1489,12 +1541,38 @@
"PDISTCounter": "0,1",
"Speculative": "0"
},
{
"EventCode": "0x73",
"UMask": "0x00",
"EventName": "TOPDOWN_BAD_SPECULATION.ALL_P",
"BriefDescription": "Counts the number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. [This event is alias to TOPDOWN_BAD_SPECULATION.ALL]",
"PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window, including relevant microcode flows, and while uops are not yet available in the instruction queue (IQ) or until an FE_BOUND event occurs besides OTHER and CISC. Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear. [This event is alias to TOPDOWN_BAD_SPECULATION.ALL]",
"Counter": "0,1,2,3,4,5,6,7",
"PEBScounters": "0,1,2,3,4,5,6,7",
"SampleAfterValue": "1000003",
"MSRIndex": "0x00",
"MSRValue": "0x00",
"Precise": "0",
"CollectPEBSRecord": "2",
"TakenAlone": "0",
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"PEBS": "0",
"Data_LA": "0",
"L1_Hit_Indication": "0",
"Errata": "null",
"Offcore": "0",
"Deprecated": "0",
"PDISTCounter": "NA",
"Speculative": "1"
},
{
"EventCode": "0x73",
"UMask": "0x00",
"EventName": "TOPDOWN_BAD_SPECULATION.ALL",
"BriefDescription": "Counts the number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear.",
"PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window, including relevant microcode flows, and while uops are not yet available in the instruction queue (IQ) or until an FE_BOUND event occurs besides OTHER and CISC. Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear.",
"BriefDescription": "Counts the number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. [This event is alias to TOPDOWN_BAD_SPECULATION.ALL_P]",
"PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window, including relevant microcode flows, and while uops are not yet available in the instruction queue (IQ) or until an FE_BOUND event occurs besides OTHER and CISC. Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear. [This event is alias to TOPDOWN_BAD_SPECULATION.ALL_P]",
"Counter": "0,1,2,3,4,5,6,7",
"PEBScounters": "0,1,2,3,4,5,6,7",
"SampleAfterValue": "1000003",
Expand Down Expand Up @@ -1619,12 +1697,38 @@
"PDISTCounter": "NA",
"Speculative": "1"
},
{
"EventCode": "0x74",
"UMask": "0x00",
"EventName": "TOPDOWN_BE_BOUND.ALL_P",
"BriefDescription": "Counts the number of retirement slots not consumed due to backend stalls [This event is alias to TOPDOWN_BE_BOUND.ALL]",
"PublicDescription": "Counts the number of retirement slots not consumed due to backend stalls [This event is alias to TOPDOWN_BE_BOUND.ALL]",
"Counter": "0,1,2,3,4,5,6,7",
"PEBScounters": "0,1,2,3,4,5,6,7",
"SampleAfterValue": "1000003",
"MSRIndex": "0x00",
"MSRValue": "0x00",
"Precise": "0",
"CollectPEBSRecord": "2",
"TakenAlone": "0",
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"PEBS": "0",
"Data_LA": "0",
"L1_Hit_Indication": "0",
"Errata": "null",
"Offcore": "0",
"Deprecated": "0",
"PDISTCounter": "NA",
"Speculative": "1"
},
{
"EventCode": "0x74",
"UMask": "0x00",
"EventName": "TOPDOWN_BE_BOUND.ALL",
"BriefDescription": "Counts the number of retirement slots not consumed due to backend stalls",
"PublicDescription": "Counts the number of retirement slots not consumed due to backend stalls",
"BriefDescription": "Counts the number of retirement slots not consumed due to backend stalls [This event is alias to TOPDOWN_BE_BOUND.ALL_P]",
"PublicDescription": "Counts the number of retirement slots not consumed due to backend stalls [This event is alias to TOPDOWN_BE_BOUND.ALL_P]",
"Counter": "0,1,2,3,4,5,6,7",
"PEBScounters": "0,1,2,3,4,5,6,7",
"SampleAfterValue": "1000003",
Expand Down Expand Up @@ -1775,6 +1879,32 @@
"PDISTCounter": "NA",
"Speculative": "1"
},
{
"EventCode": "0x74",
"UMask": "0x40",
"EventName": "TOPDOWN_BE_BOUND.REORDER_BUFFER",
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to ROB full",
"PublicDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to ROB full",
"Counter": "0,1,2,3,4,5,6,7",
"PEBScounters": "0,1,2,3,4,5,6,7",
"SampleAfterValue": "1000003",
"MSRIndex": "0x00",
"MSRValue": "0x00",
"Precise": "0",
"CollectPEBSRecord": "2",
"TakenAlone": "0",
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"PEBS": "0",
"Data_LA": "0",
"L1_Hit_Indication": "0",
"Errata": "null",
"Offcore": "0",
"Deprecated": "0",
"PDISTCounter": "NA",
"Speculative": "1"
},
{
"EventCode": "0x75",
"UMask": "0x04",
Expand Down
8 changes: 4 additions & 4 deletions GRR/events/grandridge_uncore.json
Original file line number Diff line number Diff line change
@@ -1,9 +1,9 @@
{
"Header": {
"Copyright": "Copyright (c) 2001 - 2024 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for Intel(R) Grand Ridge Base Transceiver Station Family - V1.01",
"DatePublished": "01/16/2024",
"Version": "1.01",
"Info": "Performance Monitoring Events for Intel(R) Grand Ridge Base Transceiver Station Family - V1.02",
"DatePublished": "02/26/2024",
"Version": "1.02",
"Legend": ""
},
"Events": [
Expand Down Expand Up @@ -3616,7 +3616,7 @@
"UMaskExt": "0x00000000",
"EventName": "UNC_CHACMS_CLOCKTICKS",
"BriefDescription": "Clockticks for CMS units attached to CHA",
"PublicDescription": "UNC_CHACMS_CLOCKTICKS",
"PublicDescription": "Clockticks for CMS units attached to CHA",
"Counter": "0,1,2,3",
"ELLC": "0",
"Filter": "na",
Expand Down
60 changes: 57 additions & 3 deletions GRR/events/grandridge_uncore_experimental.json
Original file line number Diff line number Diff line change
@@ -1,9 +1,9 @@
{
"Header": {
"Copyright": "Copyright (c) 2001 - 2024 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for Intel(R) Grand Ridge Base Transceiver Station Family - V1.01",
"DatePublished": "01/16/2024",
"Version": "1.01",
"Info": "Performance Monitoring Events for Intel(R) Grand Ridge Base Transceiver Station Family - V1.02",
"DatePublished": "02/26/2024",
"Version": "1.02",
"Legend": ""
},
"Events": [
Expand Down Expand Up @@ -799,6 +799,24 @@
"FILTER_VALUE": "0",
"CounterType": "PGMABLE"
},
{
"Unit": "CHA",
"EventCode": "0x36",
"UMask": "0x01",
"PortMask": "0x00",
"FCMask": "0x00",
"UMaskExt": "0x00C827FD",
"EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_DRD_OPT",
"BriefDescription": "TOR Occupancy for Data read opt from local IA that hit the cache",
"PublicDescription": "TOR Occupancy : DRd_Opts issued by iA Cores that hit the LLC",
"Counter": "0",
"ELLC": "0",
"Filter": "na",
"ExtSel": "0",
"Deprecated": "0",
"FILTER_VALUE": "0",
"CounterType": "PGMABLE"
},
{
"Unit": "CHA",
"EventCode": "0x36",
Expand All @@ -817,6 +835,24 @@
"FILTER_VALUE": "0",
"CounterType": "PGMABLE"
},
{
"Unit": "CHA",
"EventCode": "0x36",
"UMask": "0x01",
"PortMask": "0x00",
"FCMask": "0x00",
"UMaskExt": "0x00C827FE",
"EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_OPT",
"BriefDescription": "TOR Occupancy for Data read opt from local IA that miss the cache",
"PublicDescription": "TOR Occupancy : DRd_Opt issued by iA Cores that missed the LLC",
"Counter": "0",
"ELLC": "0",
"Filter": "na",
"ExtSel": "0",
"Deprecated": "0",
"FILTER_VALUE": "0",
"CounterType": "PGMABLE"
},
{
"Unit": "CHA",
"EventCode": "0x36",
Expand All @@ -835,6 +871,24 @@
"FILTER_VALUE": "0",
"CounterType": "PGMABLE"
},
{
"Unit": "CHA",
"EventCode": "0x36",
"UMask": "0x01",
"PortMask": "0x00",
"FCMask": "0x00",
"UMaskExt": "0x00C827FF",
"EventName": "UNC_CHA_TOR_OCCUPANCY.IA_DRD_OPT",
"BriefDescription": "TOR Occupancy for Data read opt from local IA that miss the cache",
"PublicDescription": "TOR Occupancy : DRd_Opts issued by iA Cores",
"Counter": "0",
"ELLC": "0",
"Filter": "na",
"ExtSel": "0",
"Deprecated": "0",
"FILTER_VALUE": "0",
"CounterType": "PGMABLE"
},
{
"Unit": "CHA",
"EventCode": "0x36",
Expand Down
6 changes: 3 additions & 3 deletions mapfile.csv
Original file line number Diff line number Diff line change
Expand Up @@ -166,8 +166,8 @@ GenuineIntel-6-AE,V1.01,/GNR/events/graniterapids_core.json,core,,,
GenuineIntel-6-AF,V1.01,/SRF/events/sierraforest_core.json,core,,,
GenuineIntel-6-AF,V1.01,/SRF/events/sierraforest_uncore.json,uncore,,,
GenuineIntel-6-AF,V1.01,/SRF/events/sierraforest_uncore_experimental.json,uncore experimental,,,
GenuineIntel-6-B6,V1.01,/GRR/events/grandridge_core.json,core,,,
GenuineIntel-6-B6,V1.01,/GRR/events/grandridge_uncore.json,uncore,,,
GenuineIntel-6-B6,V1.01,/GRR/events/grandridge_uncore_experimental.json,uncore experimental,,,
GenuineIntel-6-B6,V1.02,/GRR/events/grandridge_core.json,core,,,
GenuineIntel-6-B6,V1.02,/GRR/events/grandridge_uncore.json,uncore,,,
GenuineIntel-6-B6,V1.02,/GRR/events/grandridge_uncore_experimental.json,uncore experimental,,,
GenuineIntel-6-BD,V1.00,/LNL/events/lunarlake_skymont_core.json,hybridcore,0x20,0x000003,Atom
GenuineIntel-6-BD,V1.00,/LNL/events/lunarlake_lioncove_core.json,hybridcore,0x40,0x000003,Core

0 comments on commit b2a81e8

Please sign in to comment.