It is a Mips 32 bits Multicicle project. It was developed for Computer Organization class at UERGS (Rio Grande do Sul State University). It has a memory with 512 cells of 8 bits each one. This project was written in VHDL on Vivado 2020.3. Use the Simple Compiler for it to create assembly codes. Copy and paste your compiled code on its memory. I'm take it as a project continuous. I will try to develop an ALU to work with float numbers.
-
Notifications
You must be signed in to change notification settings - Fork 0
It is a Mips 32 bits Multicicle project. It was developed for Computer Organization class at UERGS (Rio Grande do Sul State University). It has a memory with 512 cells of 8 bits each one. This project was written in VHDL on Vivado 2020.3. Use the Simple Compiler for it to create assembly codes. Copy and paste your compiled code on its memory. I'…
License
ismael-vianna/Mips-32-bits-Multicicle-Personal-Project
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
It is a Mips 32 bits Multicicle project. It was developed for Computer Organization class at UERGS (Rio Grande do Sul State University). It has a memory with 512 cells of 8 bits each one. This project was written in VHDL on Vivado 2020.3. Use the Simple Compiler for it to create assembly codes. Copy and paste your compiled code on its memory. I'…
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published