74LVC1G07

Buffer with open-drain output Rev. 08 — 17 July 2007

Product data sheet

General description 1.

The 74LVC1G07 provides the non-inverting buffer.

The output of this device is an open drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.

Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall time.

This device is fully specified for partial power-down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

2. **Features**

- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant input/output for interfacing with 5 V logic
- High noise immunity
- Complies with JEDEC standard:
 - ◆ JESD8-7 (1.65 V to 1.95 V)
 - ◆ JESD8-5 (2.3 V to 2.7 V)
 - ◆ JESD8-B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - ◆ HBM JESD22-A114E exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- -24 mA output drive ($V_{CC} = 3.0 \text{ V}$)
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



3. Ordering information

Table 1. Ordering information


Type number	Package								
	Temperature range	Name	Description	Version					
74LVC1G07GW	–40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads; body width 1.25 mm	SOT353-1					
74LVC1G07GV	–40 °C to +125 °C	SC-74A	plastic surface-mounted package; 5 leads	SOT753					
74LVC1G07GM	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1.45 \times 0.5 mm	SOT886					
74LVC1G07GF	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body $1 \times 1 \times 0.5$ mm	SOT891					

4. Marking

Table 2. Marking

Type number	Marking code
74LVC1G07GW	VS
74LVC1G07GV	V07
74LVC1G07GM	VS
74LVC1G07GF	VS


5. Functional diagram



3 of 14

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description

Symbol	Pin		Description	
	SOT353-1/SOT753	SOT886/SOT891		
n.c.	1	1	not connected	
Α	2	2	data input	
GND	3	3	ground (0 V)	
Υ	4	4	data output	
n.c.	-	5	not connected	
V _{CC}	5	6	supply voltage	

7. Functional description

Table 4. Function table[1]

Input A	Output Y
L	L
Н	Z

[1] H = HIGH voltage level;

L = LOW voltage level;

Z = high-impedance OFF-state.

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
V_{I}	input voltage		[<u>1]</u> -0.5	+6.5	V
I _{OK}	output clamping current	V _O < 0 V	-50	-	mA
Vo	output voltage	Active mode	[<u>1]</u> –0.5	+6.5	V
		Power-down mode	[<u>1][2]</u> –0.5	+6.5	V
Io	output current	$V_O = 0 V \text{ to } 6.5 V$	-	50	mA
I _{CC}	supply current		-	100	mA
I_{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	[3] _	250	mW

^[1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Parameter	Conditions	Min	Тур	Max	Unit
supply voltage		1.65	-	5.5	V
input voltage		0	-	5.5	V
output voltage	Active mode	0	-	5.5	V
	Power-down mode; V _{CC} = 0 V	0	-	5.5	V
ambient temperature		-40	-	+125	°C
•	V _{CC} = 1.65 V to 2.7 V	-	-	20	ns/V
fall rate	V _{CC} = 2.7 V to 5.5 V	-	-	10	ns/V
	supply voltage input voltage output voltage ambient temperature	supply voltage input voltage output voltage Active mode Power-down mode; $V_{CC} = 0 \text{ V}$ ambient temperature input transition rise and $V_{CC} = 1.65 \text{ V}$ to 2.7 V	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

^[2] When $V_{CC} = 0 \text{ V}$ (Power-down mode), the output voltage can be 5.5 V in normal operation.

^[3] For TSSOP5 and SC-74A packages: above 87.5 °C the value of P_{tot} derates linearly with 4.0 mW/K. For XSON6 packages: above 45 °C the value of P_{tot} derates linearly with 2.4 mW/K.

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	85 °C	–40 °C to	-40 °C to +125 °C		
			Min	Typ[1]	Max	Min	Max		
V _{IH}	HIGH-level	V _{CC} = 1.65 V to 1.95 V	0.65V _{CC}	-	-	0.65V _{CC}	-	V	
	input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	-	-	1.7	-	V	
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V	
		V _{CC} = 4.5 V to 5.5 V	$0.7V_{CC}$	-	-	$0.7V_{CC}$	-	V	
V _{IL}	LOW-level	V _{CC} = 1.65 V to 1.95 V	-	-	0.35V _{CC}	-	0.35V _{CC}	V	
	input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-	-	0.7	-	0.7	V	
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	-	8.0	V	
		V _{CC} = 4.5 V to 5.5 V	-	-	$0.3V_{CC}$	-	$0.3V_{CC}$	V	
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}							
		$I_O = 100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}$	-	-	0.10	-	0.10	V	
		$I_O = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.45	-	0.70	V	
		$I_{O} = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.30	-	0.45	V	
		$I_{O} = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.40	-	0.60	V	
		$I_{O} = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	0.80	V	
		$I_{O} = 32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.55	-	0.80	V	
l _I	input leakage current	$V_I = 5.5 \text{ V or GND};$ $V_{CC} = 0 \text{ V to } 5.5 \text{ V}$	[2] -	±0.1	±5	-	±100	μΑ	
OZ	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND; $V_{CC} = 5.5$ V	-	±0.1	±10	-	±100	μΑ	
OFF	power-off leakage current	V_I or $V_O = 5.5$ V; $V_{CC} = 0$ V	-	±0.1	±10	-	±200	μΑ	
cc	supply current	V_{I} = 5.5 V or GND; I_{O} = 0 A; V_{CC} = 1.65 V to 5.5 V	-	0.1	10	-	200	μΑ	
7l ^{CC}	additional supply current	Po. P, 1 100 0.0 1,	[2] -	5	500	-	5000	μΑ	
Ç _i	input capacitance	V_{CC} = 3.3 V; V_I = GND to V_{CC}	-	5.0	-	-	-	pF	

^[1] All typical values are measured at T_{amb} = 25 °C.

^[2] These typical values are measured at V_{CC} = 3.3 V.

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for load circuit see Figure 8.

Symbol	Parameter	Conditions		-40	°C to +85	5 °C	–40 °C to	Unit	
					Typ[1]	Max	Min	Max	
t_{pd}	propagation delay	A to Y; see Figure 7	[2]						
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		1.0	2.6	6.7	1.0	8.4	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.5	1.7	5.5	0.5	7.0	ns
		$V_{CC} = 2.7 \text{ V}$		0.5	2.3	4.7	0.5	6.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		0.5	2.2	4.2	0.5	5.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		0.5	1.6	3.5	0.5	4.5	ns
C_{PD}	power dissipation capacitance	$V_I = GND \text{ to } V_{CC}; V_{CC} = 3.3 \text{ V}$	[3]	-	7.0	-	-	-	pF

^[1] Typical values are measured at $T_{amb} = 25$ °C and $V_{CC} = 1.8$ V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;


C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

12. Waveforms



Measurement points are given in Table 9.


V_{OL} is the typical output voltage level that occurs with the output load.

Fig 7. The input (A) to output (Y) propagation delays

^[2] t_{pd} is the same as t_{PLZ} and t_{PZL} .

Table 9. Measurement points

Supply voltage	Input	Output	
V _{CC}	V _M	V _M	V _X
1.65 V to 1.95 V	0.5V _{CC}	0.5V _{CC}	V _{OL} + 0.15 V
2.3 V to 2.7 V	0.5V _{CC}	0.5V _{CC}	V _{OL} + 0.15 V
2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V
3.0 V to 3.6 V	1.5 V	1.5 V	V _{OL} + 0.3 V
4.5 V to 5.5 V	0.5V _{CC}	0.5V _{CC}	V _{OL} + 0.3 V



Test data is given in Table 10.

Definitions for test circuit:

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to the output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 8. Load circuit for switching times


Table 10. Test data

Supply voltage	Input	Input L			V _{EXT}
V _{CC}	VI	t _r , t _f	CL	R _L	t _{PZL} , t _{PLZ}
1.65 V to 1.95 V	V _{CC}	≤ 2.0 ns	30 pF	1 kΩ	2V _{CC}
2.3 V to 2.7 V	V_{CC}	≤ 2.0 ns	30 pF	$500~\Omega$	2V _{CC}
2.7 V	2.7 V	≤ 2.5 ns	50 pF	$500~\Omega$	6 V
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	$500~\Omega$	6 V
4.5 V to 5.5 V	V_{CC}	≤ 2.5 ns	50 pF	$500~\Omega$	2V _{CC}

13. Package outline

TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm

SOT353-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	HE	L	Lp	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.1 0	1.0 0.8	0.15	0.30 0.15	0.25 0.08	2.25 1.85	1.35 1.15	0.65	1.3	2.25 2.0	0.425	0.46 0.21	0.3	0.1	0.1	0.60 0.15	7° 0°

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

	OUTLINE		REFER	EUROPEAN	ISSUE DATE		
	VERSION	IEC	JEDEC	JEITA		PROJECTION	1330E DATE
	SOT353-1		MO-203	SC-88A			-00-09-01 03-02-19
l						,	00 02 10

Fig 9. Package outline SOT353-1 (TSSOP5)

Plastic surface-mounted package; 5 leads

SOT753




Fig 10. Package outline SOT753 (SC-74A)




Fig 11. Package outline SOT886 (XSON6)

74LVC1G07_8 © NXP B.V. 2007. All rights reserved.




Fig 12. Package outline SOT891 (XSON6)

Buffer with open-drain output

14. Abbreviations

Table 11. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

15. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC1G07_8	20070717	Product data sheet	-	74LVC1G07_7
Modifications:	 New packag 	ge outline drawing for XSO	N6/SOT891.	
74LVC1G07_7	20070515	Product data sheet	-	74LVC1G07_6
74LVC1G07_6	20040907	Product data sheet	-	74LVC1G07_5
74LVC1G07_5	20030307	Product data sheet	-	74LVC1G07_4
74LVC1G07_4	20021002	Product data sheet	-	74LVC1G07_3
74LVC1G07_3	20020528	Product data sheet	-	74LVC1G07_2
74LVC1G07_2	20010406	Product data sheet	-	74LVC1G07_1
74LVC1G07_1	20001122	Product data sheet	-	-
		·	·	·

Buffer with open-drain output

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

NXP Semiconductors

74LVC1G07

Buffer with open-drain output

18. Contents

1	General description
2	Features
3	Ordering information
4	Marking 2
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning
6.2	Pin description
7	Functional description 3
8	Limiting values 4
9	Recommended operating conditions 4
10	Static characteristics 5
11	Dynamic characteristics 6
12	Waveforms
13	Package outline 8
14	Abbreviations
15	Revision history
16	Legal information
16.1	Data sheet status
16.2	Definitions
16.3	Disclaimers
16.4	Trademarks13
17	Contact information
18	Contents 14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

