

HEXFET® Power MOSFET

Typical Applications


• Industrial Motor Drive


Benefits


- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Tjmax
- Lead-Free

Description

This Stripe Planar design of HEXFET® Power MOSFETs utilizes the lastest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this HEXFET power MOSFET are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These benefits combine to make this design an extremely efficient and reliable device for use in a wide variety of applications.







Absolute Maximum Ratings

Parameter		Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	142©	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	100©	A
I _{DM}	Pulsed Drain Current ①	570	
P _D @T _C = 25°C	Power Dissipation	380	W
	Linear Derating Factor	2.5	W/°C
V _{GS}	Gate-to-Source Voltage	± 20	V
E _{AS}	Single Pulse Avalanche Energy®	1250	mJ
I _{AR}	Avalanche Current①	See Fig.12a, 12b, 15, 16	А
E _{AR}	Repetitive Avalanche Energy®		mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.2	V/ns
TJ	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1N•m)	

Thermal Resistance

	Parameter	Тур.	Max.	Units
R _{θJC}	Junction-to-Case		0.40	
R _{θCS}	Case-to-Sink, Flat, Greased Surface	0.50		°C/W
$R_{\theta JA}$	Junction-to-Ambient		62	

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)


	Parameter	Min.	Тур.	Max.	Units	Conditions		
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	75			V	$V_{GS} = 0V, I_D = 250\mu A$		
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.086		V/°C	Reference to 25°C, I _D = 1mA		
R _{DS(on)}	Static Drain-to-Source On-Resistance		0.0058	0.0075	Ω	V _{GS} = 10V, I _D = 85A ⊕		
V _{GS(th)}	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = 10V, I_D = 250\mu A$		
9fs	Forward Transconductance	79			S	$V_{DS} = 25V, I_D = 85A$		
I _{DSS}	Drain-to-Source Leakage Current			20	μA	$V_{DS} = 75V, V_{GS} = 0V$ $V_{DS} = 60V, V_{GS} = 0V, T_{J} = 150^{\circ}C$		
				250		20 , 6		
I _{GSS}	Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage			200	nA -	V _{GS} = 20V		
				-200		$V_{GS} = -20V$		
Qg	Total Gate Charge		210	320		$I_D = 85A$		
Q _{gs}	Gate-to-Source Charge		45	68	nC	$V_{DS} = 60V$		
Q _{gd}	Gate-to-Drain ("Miller") Charge		73	110		$V_{GS} = 10V$		
t _{d(on)}	Turn-On Delay Time		22			$V_{DD} = 38V$		
t _r	Rise Time		130		ns	$I_{D} = 85A$		
t _{d(off)}	Turn-Off Delay Time		84	_	115	$R_G = 1.8\Omega$		
t _f	Fall Time		86			V _{GS} = 10V ④		
L _D	Internal Drain Inductance		4.5		nH	Between lead, 6mm (0.25in.)		
L _S	Internal Source Inductance		7.5			from package and center of die contact		
C _{iss}	Input Capacitance		7750			$V_{GS} = 0V$		
Coss	Output Capacitance		1230		pF	$V_{DS} = 25V$		
C _{rss}	Reverse Transfer Capacitance		310			f = 1.0MHz, See Fig. 5		
Coss	Output Capacitance		5770			$V_{GS} = 0V$, $V_{DS} = 1.0V$, $f = 1.0MHz$		
Coss	Output Capacitance		790			$V_{GS} = 0V$, $V_{DS} = 60V$, $f = 1.0MHz$		
Coss eff.	Effective Output Capacitance ®		1420			$V_{GS} = 0V$, $V_{DS} = 0V$ to $60V$		

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			4.40@		MOSFET symbol
	(Body Diode)			142⑥	<u>Б</u> А	showing the
I _{SM}	Pulsed Source Current			570		integral reverse
	(Body Diode) ①			570		p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C$, $I_S = 85A$, $V_{GS} = 0V$ ④
t _{rr}	Reverse Recovery Time		130	200	ns	$T_J = 25^{\circ}C, I_F = 85A$
Q _{rr}	Reverse RecoveryCharge		690	1040	nC	di/dt = 100A/μs ④
t _{on}	Forward Turn-On Time	Inti	insic tu	ırn-on ti	me is ne	egligible (turn-on is dominated by L _S +L _D)

Notes:


- Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11).
- $\begin{tabular}{ll} \hline @ Starting $T_J=25^\circ$C, $L=0.21mH$\\ $R_G=25\Omega$, $I_{AS}=85A$, $V_{GS}=10V$ (See Figure 12). \\ \end{tabular}$
- $\ \Im \ I_{SD} \leq 85A, \ di/dt \leq 310A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_{J} \leq 175^{\circ}C$
- 4 Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.
- $^{\circ}$ C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- © Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 75A.
- $\ \ \,$ Limited by T_{Jmax} , see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance.



TOP VGS 15V 10V 8.0V 7.0V 8.0V 7.0V 8.0V 7.0V 8.0V 7.0V 9.55V 80TTOM 4.5V 80TT

Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics






Fig 3. Typical Transfer Characteristics

Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. | Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit 6




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 14. Threshold Voltage Vs. Temperature www.irf.com




Fig 15. Typical Avalanche Current Vs.Pulsewidth




Fig 16. Maximum Avalanche Energy Vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 15, 16: (For further info, see AN-1005 at www.irf.com)


- Avalanche failures assumption:
 Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{imax}. This is validated for
- every part type.

 2. Safe operation in Avalanche is allowed as long asT_{jmax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
- P_{D (ave)} = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 15, 16). t_{av} = Average time in avalanche. D = Duty cycle in avalanche = t_{av} ·f


 $Z_{\text{thJC}}(D, t_{\text{av}})$ = Transient thermal resistance, see figure 11)

$$\begin{split} P_{D \text{ (ave)}} &= 1/2 \text{ (} 1.3 \cdot \text{BV} \cdot I_{av} \text{)} = \triangle \text{T} / Z_{thJC} \\ I_{av} &= 2\triangle \text{T} / \left[1.3 \cdot \text{BV} \cdot Z_{th} \right] \\ E_{AS \text{ (AR)}} &= P_{D \text{ (ave)}} \cdot t_{av} \end{split}$$

Peak Diode Recovery dv/dt Test Circuit



* Reverse Polarity of D.U.T for P-Channel



*** $\ensuremath{\text{V}_{\text{GS}}}$ = 5.0V for Logic Level and 3V Drive Devices

Fig 17. For N-channel HEXFET® power MOSFETs


International

TOR Rectifier

IRF1607PbF

TO-220AB Package Outline

Dimensions are shown in millimeters (inches)




NOTES	i.
1-	DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.
2	DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
3	LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
4	DIMENSION D. DI & E DO NOT INCLUDE MOLD FLASH, WOLD FLASH
	SHALL NOT EXCEED .005" (0.127) PER SIDE, THESE DIMENSIONS ARE
^	MEASURED AT THE OUTERWOST EXTREMES OF THE PLASTIC BODY.
/6.→	DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY.
6,-	CONTROLLING DIMENSION : INCHES,
7,-	THERNAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E.H1.D2 & E1
8	DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING
	AND SINGULATION IRREGULARITIES ARE ALLOWED.
9,-	OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (max.) AND D2 (
	WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLI

SYMBOL	MILLIM	ETERS	INC	HES	1	
	MIN.	WAX.	MIN.	MAX.	NOTES	
A	3,56	4,83	.140	.190		
A1	0.51	1.40	.020	.055		
A2	2.03	2.92	.080	.115		
ь	0.38	1,01	.015	.040		
ь1	0.38	0.97	.015	.038	5	
b2	1.14	1.78	.045	.070		
b3	1.14	1.73	.045	.068	5	
С	0.36	0.61	.014	.024		
c1	0.36	0.56	.014	.022	5	
D	14.22	16,51	,560	.650	4	
D1	8.38	9.02	.330	.355		
D2	11,68	12,88	.460	.507	7	
E	9.65	10,67	.380	.420	4,7	
E1	6.86	8,89	.270	.350	7	
E2	-	0.76	-	.030	8	
e	2.54	BSC	.100	1		
e1	5.08	BSC	.200	BSC		
H1	5.84	6.86	.230	.270	7,8	
L	12.70	14,73	.500	.580		
L1	3.56	4.06	.140	.160	3	
ø₽	3.54	4.08	,139	.161		
Q	2.54	3.42	.100	.135		

LEAD ASSOCIMENT
HEIFE!
1.- GAR
2.- DRAM
3.- SOURCE
KEIS. COPACK
1.- GATE
2.- COLLECT
5.- ELATTOR
DEGOES
1.- AMODE
2.- CALMODE

TO-220AB Part Marking Information



TO-220AB packages are not recommended for Surface Mount Application.

Notes:

- 1. For an Automotive Qualified version of this part please seehttp://www.irf.com/product-info/auto/
- 2. For the most current drawing please refer to IR website at http://www.irf.com/package/

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market.

Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 09/2010