

# Platform Security Assessment with CHIPSEC

https://github.com/chipsec/chipsec

John Loucaides, Yuriy Bulygin



# Introduction to Platform Security



### What is Platform Security?

#### Hardware Implementation and Configuration

- Available Security Features
- Correct Configuration of HW Components
- Testing/Demonstration of HW Security Mechanisms

#### Firmware Implementation and Configuration

- Access Controls on Firmware Interfaces
- Correct Settings of Lock Bits
- Testing/Demonstration of FW Security Mechanisms



# Example: System Management Mode

CanSecWest 2006 "Security Issues Related to Pentium System Management Mode" - Duflot

Are lock bits set?

"Attacking SMM Memory via Intel CPU Cache Poisoning" – ITL (Rutkowska, Wojtczuk)

"Getting into the SMRAM: SMM Reloaded" – Duflot, Levillain, Morin, Grumelard

Are SMRRs configured?



### Example: BIOS Write Protection

Black Hat USA 2013 "BIOS Security" - MITRE (Kovah, Butterworth, Kallenberg)

NoSuchCon 2013 "BIOS Chronomancy: Fixing the Static Root of Trust for Measurement" – MITRE (Kovah, Butterworth, Kallenberg)

Is BIOS correctly protected?

### Motivating Platform Security Assessment...

- BIOS/FW Exploits (BH USA 07, PoC 2007, BH USA 09, DEFCON 16)
- BIOS/FW Rootkits (BH EU 06, BH DC 07, Phrack66)
- SMM Exploits (CSW 2006, Phrack65, Phrack66, BH USA 08, bugtrag, CSW 2009)
- Mebromi malware
- (U)EFI Bootkits (BH USA 2012 @snare, <u>SaferBytes 2012</u> Andrea Allievi, <u>HITB 2013</u>)
- Intel/McAfee Evil Maid Just Got Angrier (<u>CSW 2013</u>)
- Intel/McAfee "A Tale of One Software Bypass of Windows 8 Secure Boot" (<u>BlackHat 2013</u>)
- MITRE Xeno Kovah, John Butterworth, Corey Kallenberg "BIOS Security" (NoSuchCon 2013, BlackHat 2013, Hack.lu 2013)
- MITRE Xeno Kovah "Defeating Signed BIOS Enforcement" (PacSec 2013)
- ANSSI Pierre Chifflier "UEFI and PCI BootKist" (PacSec 2013)
- <u>Dragos Ruiu</u> "Meet 'badBIOS' the mysterious Mac and PC malware that jumps airgaps (#<u>badBios</u>)
- Kaspersky Lab / Absolute Software
- Microsoft Technical Advisory 2871690
- Intel Security/MITRE All Your Boot Are Belong To Us (CanSecWest 2014)
- Upcoming: MITRE Setup for Failure (Syscan 2014)



# When Is Secure Boot Actually Secure?

When all platform manufacturers...

# When Is Secure Boot Actually Secure?

#### When all platform manufacturers...

- protect the UEFI BIOS from programmable SPI writes by malware,
- allow only signed UEFI BIOS updates,
- protect authorized update software,
- correctly program and protect SPI Flash descriptor,
- protect Secure Boot persistent configuration variables in NVRAM,
- implement authenticated variable updates,
- protect variable update API,
- disable Compatibility Support Module,
- don't allow unsigned legacy Option ROMs,
- configure secure image verification policies,
- don't reinvent image verification functionality,
- ...



#### When Is Secure Boot Actually Secure?

#### When all platform manufacturers...

- protect the UEFI BIOS from programmable SPI writes by malware,
- allow only signed UEFI BIOS updates,
- protect authorized update software,
- correctly program and protect SPI Flash descriptor,
- protect Secure Boot persistent configuration variables in NVRAM,
- implement authenticated variable updates,
- protect variable update API,
- disable Compatibility Support Module,
- don't allow unsigned legacy Option ROMs,
- configure secure image verification policies,
- don't reinvent image verification functionality,
- ...

and don't introduce a single bug in all of this, of course.






Weakest Link

### Introduction to CHIPSEC




#### How do we raise the bar?



#### **Empowering End-Users to Make a Risk Decision**







<sup>\*</sup>Other names and brands may be claimed as the property of others.

### Known Threats and CHIPSEC modules

Issue	CHIPSEC Module	Public Details
SMRAM Locking	common.smm	CanSecWest 2006
BIOS Keyboard Buffer Sanitization	common.bios_kbrd_buffer	DEFCON 16 2008
SMRR Configuration	common.smrr	ITL 2009 CanSecWest 2009
BIOS Protection	common.bios_wp	BlackHat USA 2009 CanSecWest 2013 Black Hat 2013 NoSuchCon 2013 Flashrom
SPI Controller Locking	common.spi_lock	<u>Flashrom</u> <u>Copernicus</u>
BIOS Interface Locking	common.bios_ts	PoC 2007
Access Control for Secure Boot Keys	common.secureboot.keys	UEFI 2.4 Spec
Access Control for Secure Boot Variables	common.secureboot.variables	UEFI 2.4 Spec

# Example: System Management Mode

"<u>Attacking SMM Memory via Intel CPU Cache Poisoning</u>" – ITL (Rutkowska, Wojtczuk)

"<u>Getting into the SMRAM: SMM Reloaded</u>" – Duflot, Levillain, Morin, Grumelard

#### Are SMRRs configured?



- intel Security

# Example: System Management Mode

CanSecWest 2006 "Security Issues Related to Pentium System Management Mode" – Duflot

#### Are lock bits set?



### Example: BIOS Write Protection

Black Hat USA 2013 "BIOS Security" - MITRE (Kovah, Butterworth, Kallenberg)

NoSuchCon 2013 "BIOS Chronomancy: Fixing the Static Root of Trust for Measurement" - MITRE (Kovah, Butterworth, Kallenberg)

#### Is BIOS correctly protected?

```
common.bios_wp
```

- [!] SPI protected ranges write-protect parts of BIOS region (other parts of BIOS can be modified)
- [+] PASSED: BIOS is write protected



# Manual Analysis and Forensics



### Direct HW Access for Manual Testing

#### Examples:

```
chipsec util msr 0x200
chipsec util mem 0x0 0x41E 0x20
chipsec util pci enumerate
chipsec util pci 0x0 0x1F 0x0 0xDC byte
chipsec util io 0x61 byte
chipsec util mmcfg 0 0x1F 0 0xDC 1 0x1
chipsec util cmos dump
chipsec util ucode id
chipsec util smi 0x01 0xFF
chipsec util idt 0
chipsec util cpuid 1
chipsec util spi read 0x700000 0x100000 bios.bin
chipsec util decode spi.bin
chipsec util uefi var-list
. .
```

#### Forensics

#### Live system firmware analysis

```
chipsec_util spi info
  chipsec_util spi dump rom.bin
  chipsec_util spi read 0x700000 0x100000 bios.bin
  chipsec_util uefi var-list
  chipsec_util uefi var-read db D719B2CB-3D3A-4596-
A3BC-DAD00E67656F db.bin
```

#### Offline system firmware analysis

```
chipsec_util uefi keys PK.bin
chipsec_util uefi nvram vss bios.bin
chipsec_util uefi decode rom.bin
chipsec util decode rom.bin
```



# Writing New Modules



### Directory Structure

```
chipsec main.py runs modules (see modules dir below)
chipsec util.py runs manual utilities (see utilcmd dir below)
   /chipsec
                     platform specific information/offsets
       /cfq
                     all the HW stuff you can interact with
       /hal
                     support for OS/environments
       /helper
                     tests go here
       /modules
                     manual utility commands for chipsec_util
       /utilcmd
```



#### An Example...

#### Defined in HAL

```
def check spi lock():
   spi locked = 0
   hsfsts reg value = cs.mem.read physical mem dword(
get PCH RCBA SPI base(cs) + SPI HSFSTS OFFSET )
   logger.log( '[*] HSFSTS register = 0x%08X' % hsfsts reg value )
   logger.log( ' FLOCKDN = %u' % ((hsfsts reg value &
SPI HSFSTS FLOCKDN MASK) >> 15) )
   if 0 != (hsfsts reg_value & SPI_HSFSTS_FLOCKDN_MASK):
       spi locked = 1
       logger.log passed check( "SPI Flash Controller
configuration is locked\n" )
   else:
       logger.log failed check ( "SPI Flash Controller
configuration is not locked\n" )
   return spi locked==1
```

def run( module\_argv ):
 return check\_spi\_lock()

Module Starts Here



#### What's next?

#### See for yourself

- Run CHIPSEC
- Understand the Risks

Special thank you to all CHIPSEC contributors at Intel and partners who have provided excellent feedback!

Contribute to Platform Security Research

https://github.com/chipsec/chipsec



