## International IOR Rectifier

# Strong/RFET™ IRFR7440PbF IRFU7440PbF


#### **Applications**

- Brushed Motor drive applications
- **BLDC** Motor drive applications
- PWM Inverterized topologies
- Battery powered circuits
- Half-bridge and full-bridge topologies
- Electronic ballast applications
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters


#### **Benefits**

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche
- Enhanced body diode dv/dt and dl/dt Capability
- Lead-Free
- RoHS Compliant containing no Lead, no Bromide, and no Halogen

HEXFET® Power MOSFET



V <sub>DSS</sub>	40V
R <sub>DS(on)</sub> typ.	1.9m $\Omega$
max.	$\mathbf{2.4m}\Omega$
I <sub>D (Silicon Limited)</sub>	180A①
I <sub>D (Package Limited)</sub>	90A



G	D	S
Gate	Drain	Source

Base Part Number	Deelrage Type	Standard Pack		Orderable Part Number
Base Part Number	Package Type	Form	Quantity	Orderable Part Number
IDED7440DbE	IRFR7440PbF D-PAK		75	IRFR7440PbF
IRFR/440PDF			2000	IRFR7440TRPbF
IRFU7440PbF	I-PAK	Tube/Bulk	75	IRFU7440PbF




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Maximum Drain Current vs. Case Temperature



**Absolute Maximum Ratings** 

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	180①	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	125①	^
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Wire Bond Limited)	90	Α
I <sub>DM</sub>	Pulsed Drain Current ②	760	
P <sub>D</sub> @T <sub>C</sub> = 25°C	Maximum Power Dissipation	140	W
	Linear Derating Factor	0.95	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ④	4.4	V/ns
$T_J$	Operating Junction and	-55 to + 175	
T <sub>STG</sub>	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

#### **Avalanche Characteristics**

E <sub>AS (Thermally limited)</sub>	Single Pulse Avalanche Energy ®	160	mJ
E <sub>AS (Thermally limited)</sub>	Single Pulse Avalanche Energy ®	376	
I <sub>AR</sub>	Avalanche Current ②	Con Fig. 15 16, 000, 00h	Α
E <sub>AR</sub>	Repetitive Avalanche Energy ©	See Fig 15,16, 23a, 23b	mJ

#### **Thermal Resistance**

Symbol	Parameter	Тур.	Max.	Units
R <sub>eJC</sub>	Junction-to-Case ®		1.05	
R <sub>eJA</sub>	Junction-to-Ambient (PCB Mount) ®		50	°C/W
ReJA	Junction-to-Ambient ®		110	

#### Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	40			V	$V_{GS} = 0V, I_{D} = 250\mu A$ ②
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		28		mV/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		1.9	2.4	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 90A ⑤
			2.8		mΩ	V <sub>GS</sub> = 6.0V, I <sub>D</sub> = 50A <sup>⑤</sup>
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.2	3.0	3.9	V	$V_{DS} = V_{GS}$ , $I_D = 100\mu A$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			1	μΑ	$V_{DS} = 40V, V_{GS} = 0V$
				150		$V_{DS} = 40V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	nA	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage			-100		V <sub>GS</sub> = -20V
R <sub>G</sub>	Internal Gate Resistance		2.6		Ω	

#### Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 90A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- $\ensuremath{\mathbb{Q}}$  Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by  $T_{Jmax}$ , starting  $T_{J} = 25^{\circ}C$ , L = 0.04mH  $R_{G} = 50\Omega$ ,  $I_{AS} = 90A$ ,  $V_{GS} = 10V$ .
- ④  $I_{SD} \le 100A$ ,  $di/dt \le 1306A/\mu s$ ,  $V_{DD} \le V_{(BR)DSS}$ ,  $T_{J} \le 175$ °C.
- © C<sub>oss</sub> eff. (TR) is a fixed capacitance that gives the same charging time as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>.
- $\cite{C}$  C<sub>oss</sub> eff. (ER) is a fixed capacitance that gives the same energy as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- $\ \ \,$   $\ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \,$   $\ \ \,$   $\ \ \,$   $\ \,$   $\ \ \,$   $\ \ \,$   $\ \,$   $\ \,$   $\ \ \,$   $\ \,$
- ① Limited by  $T_{Jmax}$  starting  $T_{J} = 25$ °C, L= 1mH,  $R_{G} = 50\Omega$ ,  $I_{AS} = 27A$ ,  $V_{GS} = 10V$ .



## Dynamic @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	280		_	S	$V_{DS} = 10V, I_{D} = 90A$
$Q_g$	Total Gate Charge		89	134	nC	$I_D = 90A$
$Q_{gs}$	Gate-to-Source Charge		26	_		$V_{DS} = 20V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge		26			V <sub>GS</sub> = 10V ⑤
Q <sub>sync</sub>	Total Gate Charge Sync. (Q <sub>g</sub> - Q <sub>gd</sub> )		63	_		$I_D = 90A, V_{DS} = 0V, V_{GS} = 10V$
t <sub>d(on)</sub>	Turn-On Delay Time		11		ns	$V_{DD} = 20V$
t <sub>r</sub>	Rise Time		39			$I_D = 30A$
t <sub>d(off)</sub>	Turn-Off Delay Time		51	_		$R_G = 2.7\Omega$
t <sub>f</sub>	Fall Time		34			V <sub>GS</sub> = 10V ⑤
C <sub>iss</sub>	Input Capacitance		4610		pF	$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance		690	_		$V_{DS} = 25V$
C <sub>rss</sub>	Reverse Transfer Capacitance		460			f = 1.0  MHz,  See Fig. 5
C <sub>oss</sub> eff. (ER)	Effective Output Capacitance (Energy Related)		855			$V_{GS} = 0V$ , $V_{DS} = 0V$ to 32V $\odot$ See Fig. 12
C <sub>oss</sub> eff. (TR)	Effective Output Capacitance (Time Related)		1210	_	1	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0V to 32V ⑥

#### **Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max	Units	Conditions
I <sub>s</sub>	Continuous Source Current			180①	1	MOSFET symbol
	(Body Diode)					showing the
I <sub>SM</sub>	Pulsed Source Current			760	Α	integral reverse
	(Body Diode) ②					p-n junction diode.
V <sub>SD</sub>	Diode Forward Voltage		0.9	1.3	V	$T_J = 25^{\circ}C$ , $I_S = 90A$ , $V_{GS} = 0V$
t <sub>rr</sub>	Reverse Recovery Time		34		ns	$T_J = 25^{\circ}C$ $V_R = 34V$ ,
			35			$T_{J} = 125^{\circ}C$ $I_{F} = 90A$
Q <sub>rr</sub>	Reverse Recovery Charge		33		nC	$T_J = 25^{\circ}C$ di/dt = 100A/ $\mu$ s $\$$
			34			$T_J = 125^{\circ}C$
I <sub>RRM</sub>	Reverse Recovery Current		1.8		Α	$T_J = 25^{\circ}C$






Fig 3. Typical Output Characteristics




Fig 5. Typical Transfer Characteristics




Fig 7. Typical Capacitance vs. Drain-to-Source Voltage




Fig 4. Typical Output Characteristics




Fig 6. Normalized On-Resistance vs. Temperature




Fig 8. Typical Gate Charge vs. Gate-to-Source Voltage






Fig 9. Typical Source-Drain Diode Forward Voltage




Fig 11. Drain-to-Source Breakdown Voltage




Fig 10. Maximum Safe Operating Area




Fig 12. Typical C<sub>OSS</sub> Stored Energy




Fig 13. Typical On-Resistance vs. Drain Current






Fig 14. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 15. Typical Avalanche Current vs. Pulsewidth




Fig 16. Maximum Avalanche Energy vs. Temperature

#### Notes on Repetitive Avalanche Curves, Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
- Purely a thermal phenomenon and failure occurs at a temperature far in excess of T<sub>imax</sub>. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long  $asT_{jmax}$  is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 23a, 23b.
- 4. P<sub>D (ave)</sub> = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I<sub>av</sub> = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 15, 16).

 $t_{av}$  = Average time in avalanche.

D = Duty cycle in avalanche =  $t_{av} \cdot f$ 

 $Z_{th,IC}(D, t_{av})$  = Transient thermal resistance, see Figures 14)

$$\begin{split} P_{D~(ave)} = 1/2~(~1.3 \cdot BV \cdot I_{aV}) &= \triangle T/~Z_{thJC} \\ I_{av} = 2\triangle T/~[1.3 \cdot BV \cdot Z_{th}] \\ E_{AS~(AR)} &= P_{D~(ave)} \cdot t_{av} \end{split}$$






Fig 17. Threshold Voltage vs. Temperature




Fig. 19 - Typical Recovery Current vs. dif/dt




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig. 21 - Typical Stored Charge vs. dif/dt






Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 23a. Unclamped Inductive Test Circuit




Fig 24a. Switching Time Test Circuit




Fig 25a. Gate Charge Test Circuit




Fig 23b. Unclamped Inductive Waveforms




Fig 24b. Switching Time Waveforms





Fig 25b. Gate Charge Waveform





## D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)



- LEAD TIP





#### NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- 3- LEAD DIMENSION UNCONTROLLED IN L5.
- A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.- SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- ⚠— DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED .006 [0,15] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- DIMENSION 61 & c1 APPLIED TO BASE METAL ONLY.
- A- DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

S Y M	DIMENSIONS					
В	MILLIM	ETERS	INC	HES	O T	
0 L	MIN.	MAX.	MIN.	MAX.	É S	
Α	2.18	2.39	.086	.094		
A1	_	0,13	_	.005		
b	0.64	0.89	.025	.035		
b1	0.64	0.79	.025	,031	7	
b2	0.76	1,14	.030	.045		
ь3	4.95	5.46	.195	.215	4	
С	0.46	0.61	,018	.024		
c1	0.41	0.56	.016	.022	7	
c2	0.46	0.89	.018	.035		
D	5.97	6.22	.235	.245	6	
D1	5.21	-	.205	_	4	
Е	6.35	6.73	.250	.265	6	
E1	4.32	_	.170	_	4	
е	2.29	BSC	.090	BSC		
Н	9.40	10.41	.370	.410		
L	1.40	1,78	.055	.070		
L1	2.74	BSC	.108	REF.		
L2	0.51	BSC	.020	,020 BSC		
L3	0.89	1.27	.035	.050	4	
L4	_	1.02	-	.040		
L5	1,14	1,52	.045	.060	3	
ø	0.	10*	0.	10°		
ø1	0*	15°	0.	15*		
ø2	25*	35°	25*	35*		

#### LEAD ASSIGNMENTS


#### **HEXFET**

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE 4 - DRAIN

#### IGBT & CoPAK

- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER 4.- COLLECTOR

## D-Pak (TO-252AA) Part Marking Information




Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/



## I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)



BASE METAL-

#### NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- 4- THERMAL PAD CONTOUR OPTION WITHIN DIMENSION 64, L2, E1 & D1.
- △ LEAD DIMENSION UNCONTROLLED IN L3.
- 6- DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY.
- 7.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA (Date 06/02).
- 8.- CONTROLLING DIMENSION; INCHES.

S Y M	DIMENSIONS					
В	MILLIMETERS		INC	INCHES		
0 L	MIN.	MAX.	MIN.	MAX.	E S	
А	2.18	2.39	.086	.094		
A1	0.89	1.14	.035	.045		
Ь	0.64	0.89	.025	.035		
ь1	0.65	0.79	.025	.031	6	
b2	0.76	1.14	.030	.045		
ь3	0.76	1.04	.030	.041	6	
b4	4.95	5.46	.195	.215	4	
С	0.46	0.61	.018	.024		
c1	0.41	0.56	.016	.022	6	
c2	0.46	0.89	.018	.035		
D	5.97	6.22	.235	.245	3	
D1	5,21	_	.205	_	4	
E	6.35	6,73	.250	.265	3	
E1	4.32	_	.170	_	4	
е	2.29	BSC	.090	BSC		
L	8.89	9.65	.350	.380		
L1	1.91	2.29	.045	.090		
L2	0.89	1.27	.035	.050	4	
L3	0.89	1.52	.035	.060	5	
ø1	0°	15°	0.	15°		
ø2	25°	35°	25°	35°		

#### LEAD ASSIGNMENTS

#### **HEXFET**


- 1.- GATE
- 2.- DRAIN 3.- SOURCE
- 4.- DRAIN

## I-Pak (TO-251AA) Part Marking Information

— (h h2) -SECTION B-B & C-C 4

(DATUM A)

c126





Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/



## D-Pak (TO-252AA) Tape & Reel Information


Dimensions are shown in millimeters (inches)





### NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



#### NOTES:

1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at: <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>



#### Qualification information<sup>†</sup>

Qualification level	Industrial <sup>††</sup>		
Qualification level	(per JEDEC JESD47F <sup>†††</sup> guidelines)		
Maistrus Consitirity Lovel	D-PAK	MSL1	
Moisture Sensitivity Level	I-PAK	(per JEDEC J-STD-020D <sup>†††</sup> )	
RoHS compliant	Yes		

- † Qualification standards can be found at International Rectifier's web site: http://www.irf.com/product-info/reliability/
- †† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information: http://www.irf.com/whoto-call/salesrep/
- ††† Applicable version of JEDEC standard at the time of product release.

#### **Revision History**

Date	Comments
10/17/2012	Added I-Pak -All pages
5/1/2014	Updated data sheet based on corporate template.
	Added "Stong Fet" on header on page7.
	Updated package outline and part marking on page 9 & 10.
1/6/2015	• Updated E <sub>AS (L=1mH)</sub> = 376mJ on page 2
	• Updated note 10 "Limited by $T_{Jmax}$ , starting $T_J = 25^{\circ}C$ , $L = 1mH$ , $R_G = 50\Omega$ , $I_{AS} = 27A$ , $V_{GS} = 10V$ ". on page 2



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA To contact International Rectifier, please visit <a href="http://www.irf.com/whoto-call/">http://www.irf.com/whoto-call/</a>