-
Notifications
You must be signed in to change notification settings - Fork 9
/
soc.lua
1419 lines (1152 loc) · 45.8 KB
/
soc.lua
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
local R = require "rigel"
local RM = require "modules"
local S = require "systolic"
local types = require "types"
local J = require "common"
local types = require "types"
local C = require "examplescommon"
local SDF = require "sdfrate"
local SOCMT
if terralib~=nil then
SOCMT = require("socTerra")
end
local SOC = {}
SOC.ports = 4
SOC.currentMAXIReadPort = 0
SOC.currentMAXIWritePort = 0
SOC.currentSAXIPort = 0
SOC.currentAddr = 0x30008000
SOC.currentRegAddr = 0xA0000008 -- first 8 bytes are start/done bit
SOC.axiRegs = J.memoize(function(tab,port)
if port==nil then
port = SOC.currentSAXIPort
SOC.currentSAXIPort = SOC.currentSAXIPort + 1
end
local globalMetadata = {}
local globals = {}
local addToModuleHack = {}
local regPorts = ""
local regPortAssigns = ""
local NREG = 2
local curDataBit = 64 -- for start/done
for k,v in pairs(tab) do
J.err( type(k)=="string", "axiRegs: key must be string" )
J.err( types.isType(v[1]), "axiRegs: first key must be type" )
J.err( v[1]:toCPUType()==v[1], "axiRegs: NYI - input type must be a CPU type" )
J.err( v[1]:verilogBits()<32 or v[1]:verilogBits()%32==0, "axiRegs: NYI - input type must be 32bit aligned")
v[1]:checkLuaValue(v[2])
NREG = NREG + (v[1]:verilogBits()/32)
globalMetadata["Register_"..string.format("%x",SOC.currentRegAddr)] = v[1]:valueToHex(v[2])
globalMetadata["AddrOfRegister_"..k] = SOC.currentRegAddr
globalMetadata["TypeOfRegister_"..k] = v[1]
regPortAssigns = "assign "..k.." = CONFIG_DATA["..(curDataBit+v[1]:verilogBits()-1)..":"..curDataBit.."];\n"
SOC.currentRegAddr = SOC.currentRegAddr + (v[1]:verilogBits()/8)
curDataBit = curDataBit + v[1]:verilogBits()
print("ADD GLOBAL",k)
globals[R.newGlobal(k,"output",v[1])] = 1
addToModuleHack[k] = R.newGlobal(k,"input",v[1])
regPorts = regPorts.."output ["..tostring(v[1]:verilogBits()-1)..":0] "..k..[[,
]]
end
globals[R.newGlobal("IP_SAXI"..port.."_ARADDR","input",R.Handshake(types.bits(32)))] = 1
globals[R.newGlobal("IP_SAXI"..port.."_AWADDR","input",R.Handshake(types.bits(32)))] = 1
globals[R.newGlobal("IP_SAXI"..port.."_RDATA","output",R.Handshake(types.bits(32)))] = 1
globals[R.newGlobal("IP_SAXI"..port.."_WDATA","input",R.Handshake(types.bits(32)))] = 1
globals[R.newGlobal("IP_SAXI"..port.."_BRESP","output",R.Handshake(types.bits(2)))] = 1
globals[R.newGlobal("IP_SAXI"..port.."_ARID","input",types.bits(12))] = 1
globals[R.newGlobal("IP_SAXI"..port.."_AWID","input",types.bits(12))] = 1
globals[R.newGlobal("IP_SAXI"..port.."_BID","output",types.bits(12))] = 1
globals[R.newGlobal("IP_SAXI"..port.."_RID","output",types.bits(12))] = 1
globals[R.newGlobal("IP_SAXI"..port.."_RLAST","output",types.bool())] = 1
globals[R.newGlobal("IP_SAXI"..port.."_RRESP","output",types.bits(2))] = 1
globals[R.newGlobal("IP_SAXI"..port.."_WSTRB","input",types.bits(4))] = 1
local ModuleName = J.sanitize("Regs_"..tostring(tab).."_"..tostring(port))
local REG_ADDR_BITS = math.ceil(math.log(NREG)/math.log(2))
local verbose = false
-- local res = RM.liftVerilog( ModuleName, R.HandshakeTrigger, R.HandshakeTrigger,
local vstring = {[=[
module ict106_axilite_conv #
(
parameter integer C_AXI_ID_WIDTH = 12,
parameter integer C_AXI_ADDR_WIDTH = 32,
parameter integer C_AXI_DATA_WIDTH = 32 // CONSTANT
)
(
// System Signals
input wire ACLK,
input wire ARESETN,
input wire [C_AXI_ID_WIDTH-1:0] S_AXI_AWID,
input wire [C_AXI_ADDR_WIDTH-1:0] S_AXI_AWADDR,
input wire S_AXI_AWVALID,
output wire S_AXI_AWREADY,
input wire [C_AXI_DATA_WIDTH-1:0] S_AXI_WDATA,
input wire [C_AXI_DATA_WIDTH/8-1:0] S_AXI_WSTRB,
input wire S_AXI_WVALID,
output wire S_AXI_WREADY,
output wire [C_AXI_ID_WIDTH-1:0] S_AXI_BID,
output wire [2-1:0] S_AXI_BRESP,
output wire S_AXI_BVALID,
input wire S_AXI_BREADY,
input wire [C_AXI_ID_WIDTH-1:0] S_AXI_ARID,
input wire [C_AXI_ADDR_WIDTH-1:0] S_AXI_ARADDR,
input wire S_AXI_ARVALID,
output wire S_AXI_ARREADY,
output wire [C_AXI_ID_WIDTH-1:0] S_AXI_RID,
output wire [C_AXI_DATA_WIDTH-1:0] S_AXI_RDATA,
output wire [2-1:0] S_AXI_RRESP,
output wire S_AXI_RLAST, // Constant =1
output wire S_AXI_RVALID,
input wire S_AXI_RREADY,
output wire [C_AXI_ADDR_WIDTH-1:0] M_AXI_AWADDR,
output wire M_AXI_AWVALID,
input wire M_AXI_AWREADY,
output wire [C_AXI_DATA_WIDTH-1:0] M_AXI_WDATA,
output wire [C_AXI_DATA_WIDTH/8-1:0] M_AXI_WSTRB,
output wire M_AXI_WVALID,
input wire M_AXI_WREADY,
input wire [2-1:0] M_AXI_BRESP,
input wire M_AXI_BVALID,
output wire M_AXI_BREADY,
output wire [C_AXI_ADDR_WIDTH-1:0] M_AXI_ARADDR,
output wire M_AXI_ARVALID,
input wire M_AXI_ARREADY,
input wire [C_AXI_DATA_WIDTH-1:0] M_AXI_RDATA,
input wire [2-1:0] M_AXI_RRESP,
input wire M_AXI_RVALID,
output wire M_AXI_RREADY
);
wire [31:0] m_axaddr;
// Arbiter
reg read_active;
reg write_active;
reg busy;
wire read_req;
wire write_req;
wire read_complete;
wire write_complete;
reg [1:0] areset_d; // Reset delay register
always @(posedge ACLK) begin
areset_d <= {areset_d[0], ~ARESETN};
end
assign read_req = S_AXI_ARVALID & ~write_active & ~busy & ~|areset_d;
assign write_req = (S_AXI_AWVALID & ~read_active & ~busy & ~S_AXI_ARVALID & ~|areset_d) | (write_active & ~busy);
assign read_complete = M_AXI_RVALID & S_AXI_RREADY;
assign write_complete = M_AXI_BVALID & S_AXI_BREADY;
always @(posedge ACLK) begin : arbiter_read_ff
if (~ARESETN)
read_active <= 1'b0;
else if (read_complete)
read_active <= 1'b0;
else if (read_req)
read_active <= 1'b1;
end
always @(posedge ACLK) begin : arbiter_write_ff
if (~ARESETN)
write_active <= 1'b0;
else if (write_complete)
write_active <= 1'b0;
else if (write_req)
write_active <= 1'b1;
end
always @(posedge ACLK) begin : arbiter_busy_ff
if (~ARESETN)
busy <= 1'b0;
else if (read_complete | write_complete)
busy <= 1'b0;
else if ((S_AXI_AWVALID & M_AXI_AWREADY & ~read_req) | (S_AXI_ARVALID & M_AXI_ARREADY & ~write_req))
busy <= 1'b1;
end
assign M_AXI_ARVALID = read_req;
assign S_AXI_ARREADY = M_AXI_ARREADY & read_req;
assign M_AXI_AWVALID = write_req;
assign S_AXI_AWREADY = M_AXI_AWREADY & write_req;
assign M_AXI_RREADY = S_AXI_RREADY & read_active;
assign S_AXI_RVALID = M_AXI_RVALID & read_active;
assign M_AXI_BREADY = S_AXI_BREADY & write_active;
assign S_AXI_BVALID = M_AXI_BVALID & write_active;
// Address multiplexer
assign m_axaddr = (read_req) ? S_AXI_ARADDR : S_AXI_AWADDR;
// Id multiplexer and flip-flop
reg [C_AXI_ID_WIDTH-1:0] s_axid;
always @(posedge ACLK) begin : axid
if (~ARESETN) s_axid <= {C_AXI_ID_WIDTH{1'b0}};
else if (read_req) s_axid <= S_AXI_ARID;
else if (write_req) s_axid <= S_AXI_AWID;
end
assign S_AXI_BID = s_axid;
assign S_AXI_RID = s_axid;
assign M_AXI_AWADDR = m_axaddr;
assign M_AXI_ARADDR = m_axaddr;
// Feed-through signals
assign S_AXI_WREADY = M_AXI_WREADY & ~|areset_d;
assign S_AXI_BRESP = M_AXI_BRESP;
assign S_AXI_RDATA = M_AXI_RDATA;
assign S_AXI_RRESP = M_AXI_RRESP;
assign S_AXI_RLAST = 1'b1;
assign M_AXI_WVALID = S_AXI_WVALID & ~|areset_d;
assign M_AXI_WDATA = S_AXI_WDATA;
assign M_AXI_WSTRB = S_AXI_WSTRB;
endmodule
module Conf #(parameter ADDR_BASE = 32'd0,
parameter NREG = 4,
parameter W = 32)(
input wire ACLK,
input wire ARESETN,
//AXI Inputs
input wire [31:0] S_AXI_ARADDR,
output wire S_AXI_ARREADY,
input wire S_AXI_ARVALID,
input wire [31:0] S_AXI_AWADDR,
output wire S_AXI_AWREADY,
input wire S_AXI_AWVALID,
output wire [31:0] S_AXI_RDATA,
input wire S_AXI_RREADY,
output wire S_AXI_RVALID,
input wire [31:0] S_AXI_WDATA,
output wire S_AXI_WREADY,
input wire S_AXI_WVALID,
output wire [1:0] S_AXI_BRESP,
output wire S_AXI_BVALID,
input wire S_AXI_BREADY,
input wire [11:0] S_AXI_ARID,
input wire [11:0] S_AXI_AWID,
output wire [11:0] S_AXI_BID,
output wire [11:0] S_AXI_RID,
output wire S_AXI_RLAST,
output wire [1:0] S_AXI_RRESP,
input wire [3:0] S_AXI_WSTRB,
output wire CONFIG_VALID,
input wire CONFIG_READY,
output wire [NREG*W-1:0] CONFIG_DATA,
output wire CONFIG_IRQ,
input wire []=]..(NREG-1)..[=[:0] WRITE_DATA_VALID,
input wire []=]..((NREG*32)-1)..[=[:0] WRITE_DATA
);
//Convert Input signals to AXI lite, to avoid ID matching
wire [31:0] LITE_ARADDR;
wire LITE_ARREADY;
wire LITE_ARVALID;
wire [31:0] LITE_AWADDR;
wire LITE_AWREADY;
wire LITE_AWVALID;
wire LITE_BREADY;
reg [1:0] LITE_BRESP;
wire LITE_BVALID;
reg [31:0] LITE_RDATA;
wire LITE_RREADY;
reg [1:0] LITE_RRESP;
wire LITE_RVALID;
wire [31:0] LITE_WDATA;
wire LITE_WREADY;
wire [3:0] LITE_WSTRB;
wire LITE_WVALID;
ict106_axilite_conv axilite(
.ACLK(ACLK),
.ARESETN(ARESETN),
.S_AXI_ARADDR(S_AXI_ARADDR),
.S_AXI_ARID(S_AXI_ARID),
.S_AXI_ARREADY(S_AXI_ARREADY),
.S_AXI_ARVALID(S_AXI_ARVALID),
.S_AXI_AWADDR(S_AXI_AWADDR),
.S_AXI_AWID(S_AXI_AWID),
.S_AXI_AWREADY(S_AXI_AWREADY),
.S_AXI_AWVALID(S_AXI_AWVALID),
.S_AXI_BID(S_AXI_BID),
.S_AXI_BREADY(S_AXI_BREADY),
.S_AXI_BRESP(S_AXI_BRESP),
.S_AXI_BVALID(S_AXI_BVALID),
.S_AXI_RDATA(S_AXI_RDATA),
.S_AXI_RID(S_AXI_RID),
.S_AXI_RLAST(S_AXI_RLAST),
.S_AXI_RREADY(S_AXI_RREADY),
.S_AXI_RRESP(S_AXI_RRESP),
.S_AXI_RVALID(S_AXI_RVALID),
.S_AXI_WDATA(S_AXI_WDATA),
.S_AXI_WREADY(S_AXI_WREADY),
.S_AXI_WSTRB(S_AXI_WSTRB),
.S_AXI_WVALID(S_AXI_WVALID),
.M_AXI_ARADDR(LITE_ARADDR),
.M_AXI_ARREADY(LITE_ARREADY),
.M_AXI_ARVALID(LITE_ARVALID),
.M_AXI_AWADDR(LITE_AWADDR),
.M_AXI_AWREADY(LITE_AWREADY),
.M_AXI_AWVALID(LITE_AWVALID),
.M_AXI_BREADY(LITE_BREADY),
.M_AXI_BRESP(LITE_BRESP),
.M_AXI_BVALID(LITE_BVALID),
.M_AXI_RDATA(LITE_RDATA),
.M_AXI_RREADY(LITE_RREADY),
.M_AXI_RRESP(LITE_RRESP),
.M_AXI_RVALID(LITE_RVALID),
.M_AXI_WDATA(LITE_WDATA),
.M_AXI_WREADY(LITE_WREADY),
.M_AXI_WSTRB(LITE_WSTRB),
.M_AXI_WVALID(LITE_WVALID)
);
reg [W-1:0] data[NREG-1:0];
parameter IDLE = 0, RWAIT = 1;
parameter OK = 2'b00, SLVERR = 2'b10;
reg [31:0] counter;
//READS
reg r_state = IDLE;
wire []=]..(REG_ADDR_BITS-1)..[=[:0] r_select;
assign r_select = LITE_ARADDR[]=]..(REG_ADDR_BITS+1)..[=[:2];
wire ar_good;
assign ar_good = {LITE_ARADDR[31:]=]..(REG_ADDR_BITS+2)..[=[], ]=]..REG_ADDR_BITS..[=['b0, LITE_ARADDR[1:0]} == ADDR_BASE;
assign LITE_ARREADY = (r_state == IDLE);
assign LITE_RVALID = (r_state == RWAIT);
always @(posedge ACLK) begin
if(ARESETN == 0) begin
r_state <= IDLE;
end else case(r_state)
IDLE: begin
if(LITE_ARVALID) begin
//$display("Accepted Read Addr %x", LITE_ARADDR);
LITE_RRESP <= ar_good ? OK : SLVERR;
LITE_RDATA <= data[r_select];
r_state <= RWAIT;
end
end
RWAIT: begin
if(LITE_RREADY) begin
//$display("Master accepted read data");
r_state <= IDLE;
end
end
endcase
end
//WRITES
reg w_state = IDLE;
reg []=]..(REG_ADDR_BITS-1)..[=[:0] w_select_r;
reg w_wrotedata = 0;
reg w_wroteresp = 0;
wire []=]..(REG_ADDR_BITS-1)..[=[:0] w_select;
assign w_select = LITE_AWADDR[]=]..(REG_ADDR_BITS+1)..[=[:2];
wire aw_good;
assign aw_good = {LITE_AWADDR[31:]=]..(REG_ADDR_BITS+2)..[=[], ]=]..REG_ADDR_BITS..[=['b00, LITE_AWADDR[1:0]} == ADDR_BASE;
assign LITE_AWREADY = (w_state == IDLE);
assign LITE_WREADY = (w_state == RWAIT) && !w_wrotedata;
assign LITE_BVALID = (w_state == RWAIT) && !w_wroteresp;
always @(posedge ACLK) begin
if(ARESETN == 0) begin
w_state <= IDLE;
w_wrotedata <= 0;
w_wroteresp <= 0;
end else case(w_state)
IDLE: begin
if(LITE_AWVALID) begin
]=]..J.sel(verbose,[[$display("Accepted Write Addr %x", LITE_AWADDR);]].."\n","")..[=[
LITE_BRESP <= aw_good ? OK : SLVERR;
w_select_r <= w_select;
w_state <= RWAIT;
w_wrotedata <= 0;
w_wroteresp <= 0;
end
]=]}
for i=0,NREG-1 do
table.insert(vstring,[=[
if (WRITE_DATA_VALID[]=]..i..[=[]) begin
data[]=]..i..[=[] <= WRITE_DATA[]=]..(i*32+31)..":"..(i*32)..[=[];
]=]..J.sel([[$display("IP WRITE REG ]]..i..[[ %d",WRITE_DATA[]]..(i*32+31)..":"..(i*32).."]);\n","")..[=[
end
]=])
end
table.insert(vstring,[=[
end
RWAIT: begin
]=])
for i=0,NREG-1 do
table.insert(vstring,[=[
if (!w_wrotedata && w_select_r==]=]..REG_ADDR_BITS..[=['d]=]..i..[=[ && LITE_WVALID) begin
]=]..J.sel(verbose,[[$display("AXI WRITE REG ]]..i..[[ %d",LITE_WDATA);]].."\n","")..[=[
data[]=]..i..[=[] <= LITE_WDATA;
end else if (WRITE_DATA_VALID[]=]..i..[=[]) begin
]=]..J.sel(verbose,[[$display("IP WRITE REG ]]..i..[[ %d",WRITE_DATA[]]..(i*32+31)..":"..(i*32).."]);\n","")..[=[
data[]=]..i..[=[] <= WRITE_DATA[]=]..(i*32+31)..":"..(i*32)..[=[];
end
]=])
end
table.insert(vstring,[=[
if((w_wrotedata || LITE_WVALID) && (w_wroteresp || LITE_BREADY)) begin
]=]..J.sel(verbose,[[$display("Write done");]].."\n","")..[=[
w_wrotedata <= 0;
w_wroteresp <= 0;
w_state <= IDLE;
end else if (LITE_WVALID) begin
]=]..J.sel(verbose,[[$display("Accepted write data WVALID");]].."\n","")..[=[
w_wrotedata <= 1;
end else if (LITE_BREADY) begin
]=]..J.sel(verbose,[[$display("Accepted RESP");]].."\n","")..[=[
w_wroteresp <= 1;
end else begin
]=]..J.sel(verbose,[[$display("Waiting on WVALID/BREADY");]].."\n","")..[=[
end
end
endcase
end
reg v_state = IDLE;
assign CONFIG_VALID = (v_state == RWAIT);
always @(posedge ACLK) begin
if (ARESETN == 0) begin
v_state <= IDLE;
end else case(v_state)
IDLE:
if (LITE_WVALID && LITE_WREADY && w_select_r == ]=]..REG_ADDR_BITS..[=['b0) begin
v_state <= RWAIT;
end
RWAIT:
if (CONFIG_READY) begin
v_state <= IDLE;
end
endcase
end
]=])
--typedef bit [NREG*W-1:0] DATATYPE;
--assign CONFIG_DATA = DATATYPE'(data);
for i=0,NREG-1 do
table.insert(vstring,"assign CONFIG_DATA["..(i*32+31)..":"..(i*32).."] = data["..i.."];\n")
end
table.insert(vstring,[=[//how many cycles does the operation take?
always @(posedge ACLK) begin
if (ARESETN == 0) begin
counter <= 0;
end else if (CONFIG_READY && CONFIG_VALID) begin
counter <= 0;
end else if (CONFIG_READY==1'b0) begin
counter <= counter + 1;
end
end
reg busy = 0;
reg busy_last = 0;
always @(posedge ACLK) begin
if (ARESETN == 0) begin
busy <= 0;
busy_last <= 0;
end else begin
if (CONFIG_READY) begin
busy <= CONFIG_VALID ? 1 : 0;
end
busy_last <= busy;
end
end
assign CONFIG_IRQ = !busy;
endmodule
module ]=]..ModuleName..[=[(
input wire CLK,
input wire done_reset,
input wire start_reset,
input wire [32:0] IP_SAXI]=]..port..[=[_ARADDR,
output wire IP_SAXI]=]..port..[=[_ARADDR_ready,
input wire [32:0] IP_SAXI]=]..port..[=[_AWADDR,
output wire IP_SAXI]=]..port..[=[_AWADDR_ready,
output wire [32:0] IP_SAXI]=]..port..[=[_RDATA,
input wire IP_SAXI]=]..port..[=[_RDATA_ready,
input wire [32:0] IP_SAXI]=]..port..[=[_WDATA,
output wire IP_SAXI]=]..port..[=[_WDATA_ready,
output wire [2:0] IP_SAXI]=]..port..[=[_BRESP,
input wire IP_SAXI]=]..port..[=[_BRESP_ready,
input wire [11:0] IP_SAXI]=]..port..[=[_ARID,
input wire [11:0] IP_SAXI]=]..port..[=[_AWID,
output wire [11:0] IP_SAXI]=]..port..[=[_BID,
output wire [11:0] IP_SAXI]=]..port..[=[_RID,
output wire IP_SAXI]=]..port..[=[_RLAST,
output wire [1:0] IP_SAXI]=]..port..[=[_RRESP,
input wire [3:0] IP_SAXI]=]..port..[=[_WSTRB,
// global drivers
]=]..regPorts..[=[
// done signal
input wire done_input,
output wire done_ready,
// start signal
input wire start_ready_inp,
output wire start_output
);
parameter INSTANCE_NAME="inst";
wire CONFIG_VALID;
wire []=]..(NREG*32-1)..[=[:0] CONFIG_DATA;
wire CONFIG_IRQ;
wire []=]..(NREG-1)..[=[:0] DATA_VALID;
wire []=]..(NREG*32-1)..[=[:0] DATA;
]=]..regPortAssigns..[=[
Conf #(.ADDR_BASE(32'hA0000000),.NREG(]=]..NREG..[=[)) conf(
.ACLK(CLK),
.ARESETN(~done_reset),
.CONFIG_READY(1'b1),
.CONFIG_VALID(CONFIG_VALID),
.CONFIG_DATA(CONFIG_DATA),
.CONFIG_IRQ(CONFIG_IRQ),
.WRITE_DATA_VALID(DATA_VALID),
.WRITE_DATA(DATA),
.S_AXI_ARADDR(IP_SAXI]=]..port..[=[_ARADDR[31:0]),
.S_AXI_ARVALID(IP_SAXI]=]..port..[=[_ARADDR[32]),
.S_AXI_ARREADY(IP_SAXI]=]..port..[=[_ARADDR_ready),
.S_AXI_AWADDR(IP_SAXI]=]..port..[=[_AWADDR[31:0]),
.S_AXI_AWVALID(IP_SAXI]=]..port..[=[_AWADDR[32]),
.S_AXI_AWREADY(IP_SAXI]=]..port..[=[_AWADDR_ready),
.S_AXI_RDATA(IP_SAXI]=]..port..[=[_RDATA[31:0]),
.S_AXI_RVALID(IP_SAXI]=]..port..[=[_RDATA[32]),
.S_AXI_RREADY(IP_SAXI]=]..port..[=[_RDATA_ready),
.S_AXI_WDATA(IP_SAXI]=]..port..[=[_WDATA[31:0]),
.S_AXI_WVALID(IP_SAXI]=]..port..[=[_WDATA[32]),
.S_AXI_WREADY(IP_SAXI]=]..port..[=[_WDATA_ready),
.S_AXI_BRESP(IP_SAXI]=]..port..[=[_BRESP[1:0]),
.S_AXI_BVALID(IP_SAXI]=]..port..[=[_BRESP[2]),
.S_AXI_BREADY(IP_SAXI]=]..port..[=[_BRESP_ready),
.S_AXI_ARID(IP_SAXI]=]..port..[=[_ARID),
.S_AXI_AWID(IP_SAXI]=]..port..[=[_AWID),
.S_AXI_BID(IP_SAXI]=]..port..[=[_BID),
.S_AXI_RID(IP_SAXI]=]..port..[=[_RID),
.S_AXI_RLAST(IP_SAXI]=]..port..[=[_RLAST),
.S_AXI_RRESP(IP_SAXI]=]..port..[=[_RRESP),
.S_AXI_WSTRB(IP_SAXI]=]..port..[=[_WSTRB)
);
assign DATA_VALID[0] = 1'd0;
assign DATA_VALID[1] = done_input;
assign DATA[63:32] = 32'd1;
wire dostart;
assign dostart = CONFIG_VALID && CONFIG_DATA[31:0]==32'd1;
reg dostartReg = 1'b0;
assign start_output = dostartReg;
always @(posedge CLK) begin
if( dostartReg && start_ready_inp ) begin
dostartReg <= 1'b0; // reset it
end else begin
dostartReg <= dostartReg | dostart;
end
end
assign done_ready = 1'b1;
endmodule
]=])
local res = { kind="SOCREGS", name=ModuleName, inputType = R.HandshakeTrigger, outputType = R.HandshakeTrigger, delay=0, sdfInput={{1,1}}, sdfOutput={{1,1}}, registered=true, stateful=true, globals = globals, globalMetadata=globalMetadata }
function res.makeSystolic()
local fns = {}
local inp = S.parameter("start_input",types.null())
local outv = R.lower(res.outputType):fakeValue()
fns.start = S.lambda("start",inp,S.constant(outv,R.lower(res.outputType)),"start_output")
local inp = S.parameter("done_input",R.lower(res.inputType))
fns.done = S.lambda("done",inp,nil,"done_output")
local rinp = S.parameter("done_ready_inp",types.null())
fns.done_ready = S.lambda( "done_ready", rinp, S.constant(R.extractReady(res.inputType):fakeValue(),R.extractReady(res.inputType)), "done_ready")
local rinp = S.parameter("start_ready_inp", R.extractReady(res.outputType))
fns.start_ready = S.lambda( "start_ready", rinp, nil, "start_ready")
fns.start_reset = S.lambda("start_reset",S.parameter("rnil_start",types.null()),nil,"start_reset_out",{},S.parameter("start_reset",types.bool()))
fns.done_reset = S.lambda("done_reset",S.parameter("rnil_done",types.null()),nil,"done_reset_out",{},S.parameter("done_reset",types.bool()))
local SC = {}
for g,_ in pairs(globals) do
SC[g.systolicValue] = 1
if g.systolicValueReady~=nil then SC[g.systolicValueReady] = 1 end
end
return S.module.new( ModuleName,fns,{},true,nil,table.concat(vstring),{start=0,done=0,ready=0},SC)
end
res = R.newFunction(res)
-- hack
if terralib~=nil then
res.makeTerra=nil
res.terraModule = SOCMT.axiRegs(res,tab,port)
end
for k,v in pairs(addToModuleHack) do
assert(res[k]==nil)
res[k] = R.readGlobal("readGlobal_"..k,v)
end
return res
end)
-- does a 128 byte burst
-- uint25 addr -> bits(64)
SOC.axiBurstReadN = J.memoize(function(filename,Nbytes,port,address,X)
J.err( type(port)=="number", "axiBurstReadN: port must be number" )
J.err( port>=0 and port<=SOC.ports,"axiBurstReadN: port out of range" )
J.err( type(Nbytes)=="number","axiBurstReadN: Nbytes must be number" )
J.err( Nbytes % 128 == 0, "AxiBurstReadN: Nbytes must have 128 as a factor" )
J.err( type(address)=="number","axiBurstReadN: missing address")
J.err( X==nil, "axiBurstReadN: too many arguments" )
local globals = {}
globals[R.newGlobal("IP_MAXI"..port.."_ARADDR","output",R.Handshake(types.bits(32)))] = 1
globals[R.newGlobal("IP_MAXI"..port.."_RDATA","input",R.Handshake(types.bits(64)))] = 1
globals[R.newGlobal("IP_MAXI"..port.."_RRESP","input",types.bits(2))] = 1
globals[R.newGlobal("IP_MAXI"..port.."_RLAST","input",types.bool())] = 1
globals[R.newGlobal("IP_MAXI"..port.."_ARLEN","output",types.bits(4))] = 1
globals[R.newGlobal("IP_MAXI"..port.."_ARSIZE","output",types.bits(2))] = 1
globals[R.newGlobal("IP_MAXI"..port.."_ARBURST","output",types.bits(2))] = 1
local globalMetadata = {}
globalMetadata["MAXI"..port.."_read_filename"] = filename
local ModuleName = J.sanitize("DRAMReader_"..tostring(Nbytes).."_"..tostring(port).."_"..tostring(address))
local res = RM.liftVerilog( ModuleName, R.HandshakeTrigger, R.Handshake(types.bits(64)),
[=[module ]=]..ModuleName..[=[_inner(
//AXI port
input wire ACLK,
input wire ARESETN,
output reg [31:0] M_AXI_ARADDR,
input wire M_AXI_ARREADY,
output wire M_AXI_ARVALID,
input wire [63:0] M_AXI_RDATA,
output wire M_AXI_RREADY,
input wire [1:0] M_AXI_RRESP,
input wire M_AXI_RVALID,
input wire M_AXI_RLAST,
output wire [3:0] M_AXI_ARLEN,
output wire [1:0] M_AXI_ARSIZE,
output wire [1:0] M_AXI_ARBURST,
//Control config
input wire CONFIG_VALID,
output wire CONFIG_READY,
input wire [31:0] CONFIG_START_ADDR,
input wire [31:0] CONFIG_NBYTES,
//RAM port
input wire DATA_READY_DOWNSTREAM,
output wire DATA_VALID,
output wire [63:0] DATA
);
assign M_AXI_ARLEN = 4'b1111;
assign M_AXI_ARSIZE = 2'b11;
assign M_AXI_ARBURST = 2'b01;
parameter IDLE = 0, RWAIT = 1;
//ADDR logic
reg [24:0] a_count = 0;
reg a_state = IDLE;
assign M_AXI_ARVALID = (a_state == RWAIT);
always @(posedge ACLK) begin
if (ARESETN == 0) begin
a_state <= IDLE;
M_AXI_ARADDR <= 0;
a_count <= 0;
end else case(a_state)
IDLE: begin
if(CONFIG_VALID) begin
M_AXI_ARADDR <= CONFIG_START_ADDR;
a_count <= CONFIG_NBYTES[31:7];
a_state <= RWAIT;
end
end
RWAIT: begin
if (M_AXI_ARREADY == 1) begin
if(a_count - 1 == 0) begin
a_state <= IDLE;
end
a_count <= a_count - 1;
M_AXI_ARADDR <= M_AXI_ARADDR + 128; // Bursts are 128 bytes long
end
end
endcase
end
//READ logic
reg [31:0] b_count = 0;
reg r_state = IDLE;
assign M_AXI_RREADY = (r_state == RWAIT) && DATA_READY_DOWNSTREAM;
always @(posedge ACLK) begin
if (ARESETN == 0) begin
r_state <= IDLE;
b_count <= 0;
end else case(r_state)
IDLE: begin
if(CONFIG_VALID) begin
b_count <= {CONFIG_NBYTES[31:7],7'b0}; // round to nearest 128 bytes
r_state <= RWAIT;
end
end
RWAIT: begin
if (M_AXI_RVALID && DATA_READY_DOWNSTREAM) begin
//use M_AXI_RDATA
if (b_count - 8 == 0) begin
r_state <= IDLE;
end
b_count <= b_count - 8; // each valid cycle the bus provides 8 bytes
end
end
endcase
end
assign DATA = M_AXI_RDATA;
assign DATA_VALID = M_AXI_RVALID && (r_state == RWAIT);
assign CONFIG_READY = (r_state == IDLE) && (a_state == IDLE);
endmodule // DRAMReaderInner
module ]=]..ModuleName..[=[(
//AXI port
input wire CLK,
input wire reset,
output wire [32:0] IP_MAXI]=]..port..[=[_ARADDR,
input wire IP_MAXI]=]..port..[=[_ARADDR_ready,
input wire [64:0] IP_MAXI]=]..port..[=[_RDATA,
output wire IP_MAXI]=]..port..[=[_RDATA_ready,
input wire [1:0] IP_MAXI]=]..port..[=[_RRESP,
input wire IP_MAXI]=]..port..[=[_RLAST,
output wire [3:0] IP_MAXI]=]..port..[=[_ARLEN,
output wire [1:0] IP_MAXI]=]..port..[=[_ARSIZE,
output wire [1:0] IP_MAXI]=]..port..[=[_ARBURST,
//Control config
input wire process_input,
output wire ready,
// input wire [31:0] CONFIG_START_ADDR,
// input wire [31:0] CONFIG_NBYTES,
//RAM port
input wire ready_downstream,
output wire [64:0] process_output
);
parameter INSTANCE_NAME="inst";
]=]..ModuleName..[=[_inner inner(
//AXI port
.ACLK(CLK),
.ARESETN(~reset),
.M_AXI_ARADDR(IP_MAXI]=]..port..[=[_ARADDR[31:0]),
.M_AXI_ARREADY(IP_MAXI]=]..port..[=[_ARADDR_ready),
.M_AXI_ARVALID(IP_MAXI]=]..port..[=[_ARADDR[32]),
.M_AXI_RDATA(IP_MAXI]=]..port..[=[_RDATA[63:0]),
.M_AXI_RREADY(IP_MAXI]=]..port..[=[_RDATA_ready),
.M_AXI_RVALID(IP_MAXI]=]..port..[=[_RDATA[64]),
.M_AXI_RRESP(IP_MAXI]=]..port..[=[_RRESP),
.M_AXI_RLAST(IP_MAXI]=]..port..[=[_RLAST),
.M_AXI_ARLEN(IP_MAXI]=]..port..[=[_ARLEN),
.M_AXI_ARSIZE(IP_MAXI]=]..port..[=[_ARSIZE),
.M_AXI_ARBURST(IP_MAXI]=]..port..[=[_ARBURST),
//Control config
.CONFIG_VALID(process_input),
.CONFIG_READY(ready),
.CONFIG_START_ADDR(32'h]=]..string.format('%x',address)..[=[),
.CONFIG_NBYTES(32'd]=]..Nbytes..[=[),
//RAM port
.DATA_READY_DOWNSTREAM(ready_downstream),
.DATA_VALID(process_output[64]),
.DATA(process_output[63:0])
);
endmodule
]=],globals,globalMetadata,{{1,(Nbytes/8)}},{{1,1}})
if terralib~=nil then
res.makeTerra = nil
res.terraModule = SOCMT.axiBurstReadN( res, Nbytes, port, address )
end
return res
end)
SOC.axiReadBytes = J.memoize(function(filename,Nbytes,port,addressBase, X)
J.err( type(port)=="number", "axiReadBytes: port must be number" )
J.err( port>=0 and port<=SOC.ports,"axiReadBytes: port out of range" )
J.err( type(Nbytes)=="number","axiReadBytes: Nbytes must be number" )
J.err( Nbytes%8==0, "axiReadBytes: Nbytes must have 8 as a factor" )
J.err( Nbytes>=8, "axiReadBytes: NYI - Nbytes must be >=8" )
J.err( X==nil, "axiReadBytes: too many arguments" )
J.err( type(addressBase)=="number", "axiReadBytes: addressBase must be number")
local globals = {}
globals[R.newGlobal("IP_MAXI"..port.."_ARADDR","output",R.Handshake(types.bits(32)))] = 1
globals[R.newGlobal("IP_MAXI"..port.."_RDATA","input",R.Handshake(types.bits(64)))] = 1
globals[R.newGlobal("IP_MAXI"..port.."_RRESP","input",types.bits(2))] = 1
globals[R.newGlobal("IP_MAXI"..port.."_RLAST","input",types.bool())] = 1
globals[R.newGlobal("IP_MAXI"..port.."_ARLEN","output",types.bits(4))] = 1
globals[R.newGlobal("IP_MAXI"..port.."_ARSIZE","output",types.bits(2))] = 1
globals[R.newGlobal("IP_MAXI"..port.."_ARBURST","output",types.bits(2))] = 1
local globalMetadata = {}
globalMetadata["MAXI"..port.."_read_filename"] = filename
local ModuleName = J.sanitize("AXI_READ_BYTES_"..tostring(Nbytes).."_"..tostring(port))
local burstCount = Nbytes/8
J.err( burstCount<=16,"axiReadBytes: NYI - burst longer than 16")
local res = RM.liftVerilog( ModuleName, R.Handshake(types.uint(32)), R.Handshake(types.bits(64)),
[=[module ]=]..ModuleName..[=[(
input wire CLK,
input wire reset,
output wire [32:0] IP_MAXI]=]..port..[=[_ARADDR,
input wire IP_MAXI]=]..port..[=[_ARADDR_ready,
input wire [64:0] IP_MAXI]=]..port..[=[_RDATA,
output wire IP_MAXI]=]..port..[=[_RDATA_ready,
input wire [1:0] IP_MAXI]=]..port..[=[_RRESP,
input wire IP_MAXI]=]..port..[=[_RLAST,
output wire [3:0] IP_MAXI]=]..port..[=[_ARLEN,
output wire [1:0] IP_MAXI]=]..port..[=[_ARSIZE,
output wire [1:0] IP_MAXI]=]..port..[=[_ARBURST,
input wire [32:0] process_input,
output wire ready,
output wire [64:0] process_output,
input wire ready_downstream
);
parameter INSTANCE_NAME="inst";
assign IP_MAXI]=]..port..[=[_ARLEN = 4'd]=]..(burstCount-1)..[=[; // length of burst
assign IP_MAXI]=]..port..[=[_ARSIZE = 2'b11; // number of bytes per transfer
assign IP_MAXI]=]..port..[=[_ARBURST = 2'b01; // burst mode
assign IP_MAXI]=]..port..[=[_ARADDR = process_input + 32'd]=]..addressBase..[=[;
assign ready = IP_MAXI]=]..port..[=[_ARADDR_ready;
assign process_output = IP_MAXI]=]..port..[=[_RDATA;
assign IP_MAXI]=]..port..[=[_RDATA_ready = ready_downstream;
//always @(posedge CLK) begin
// $display("piv %d pi %d",process_input[32],process_input[31:0]);
//end
endmodule
]=],globals,globalMetadata,{{1,burstCount}},{{1,1}})
if terralib~=nil then
res.makeTerra = nil
res.terraModule = SOCMT.axiReadBytes( res, Nbytes, port, addressBase )
end
return res
end)
SOC.axiBurstWriteN = J.memoize(function(filename,Nbytes,port,address,X)
J.err( type(filename)=="string","axiBurstWriteN: filename must be string")
J.err( type(port)=="number", "axiBurstWriteN: port must be number" )
J.err( port>=0 and port<=SOC.ports,"axiBurstWriteN: port out of range" )
J.err( type(Nbytes)=="number","axiBurstWriteN: Nbytes must be number")
J.err( type(address)=="number","axiBurstWriteN: missing address")
J.err( X==nil, "axiBurstWriteN: too many arguments" )
assert(Nbytes%128==0)
local Nburst = Nbytes/128
local globals = {}
globals[R.newGlobal("IP_MAXI"..port.."_AWADDR","output",R.Handshake(types.bits(32)))] = 1
globals[R.newGlobal("IP_MAXI"..port.."_WDATA","output",R.Handshake(types.bits(64)))] = 1
globals[R.newGlobal("IP_MAXI"..port.."_WSTRB","output",types.bits(8))] = 1
globals[R.newGlobal("IP_MAXI"..port.."_WLAST","output",types.bits(1))] = 1
globals[R.newGlobal("IP_MAXI"..port.."_BRESP","input",R.Handshake(types.bits(2)))] = 1
globals[R.newGlobal("IP_MAXI"..port.."_AWLEN","output",types.bits(4))] = 1
globals[R.newGlobal("IP_MAXI"..port.."_AWSIZE","output",types.bits(2))] = 1
globals[R.newGlobal("IP_MAXI"..port.."_AWBURST","output",types.bits(2))] = 1
local globalMetadata = {}
globalMetadata["MAXI"..port.."_write_filename"] = filename
local res = RM.liftVerilog( "DRAMWriter", R.Handshake(types.bits(64)), R.HandshakeTrigger,
[=[module DRAMWriterInner(
//AXI port
input wire ACLK,
input wire ARESETN,
output reg [31:0] M_AXI_AWADDR,
input wire M_AXI_AWREADY,
output wire M_AXI_AWVALID,
output wire [63:0] M_AXI_WDATA,
output wire [7:0] M_AXI_WSTRB,
input wire M_AXI_WREADY,
output wire M_AXI_WVALID,
output wire M_AXI_WLAST,
input wire [1:0] M_AXI_BRESP,
input wire M_AXI_BVALID,
output wire M_AXI_BREADY,
output wire [3:0] M_AXI_AWLEN,
output wire [1:0] M_AXI_AWSIZE,
output wire [1:0] M_AXI_AWBURST,
//Control config
input wire CONFIG_VALID,
output wire CONFIG_READY,
input wire [31:0] CONFIG_START_ADDR,
input wire [31:0] CONFIG_NBYTES,
//RAM port
input wire [63:0] DATA,
output wire DATA_READY,
input wire DATA_VALID,