Skip to content

Issues: jameshegarty/rigel

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

47 Open 11 Closed
47 Open 11 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Named port connection 'taps' does not exist for instance 'pipeline' of module 'harnessaxi'
#147 opened Jun 27, 2019 by sergei-romanenko
3
change systolic onlyWire setting into a :pipelineModule() function? cleanup
#109 opened Mar 29, 2018 by jameshegarty
Remove stall domains cleanup
#107 opened Mar 29, 2018 by jameshegarty
Why doesn't everything get a reset fn?
#106 opened Mar 27, 2018 by jameshegarty
2
Taps perf regression cleanup
#90 opened Dec 7, 2017 by jameshegarty
-Wno-UNOPTFLAT bug cleanup
#89 opened Dec 6, 2017 by jameshegarty
remove nil->Handshake(A) bug cleanup
#87 opened Dec 2, 2017 by jameshegarty
1
terra :calculateHandshake() not created if input/output type aren't handshake bug
#86 opened Dec 1, 2017 by jameshegarty
1
Code Coverage
#84 opened Nov 28, 2017 by jameshegarty
Remove multi-function support from systolic? cleanup question systolic
#81 opened Nov 21, 2017 by jameshegarty
systolic: Onlywire should be a property of :toVerilog()? cleanup
#80 opened Nov 20, 2017 by jameshegarty
1
Mid Level IR enhancement
#79 opened Nov 20, 2017 by jameshegarty
@hofstee
constant value out of range
#78 opened Oct 31, 2017 by hofstee
Rv->rv case not handled bug
#77 opened Oct 21, 2017 by jameshegarty
Missing delays bug cleanup
#75 opened Oct 14, 2017 by jameshegarty
rigelhll.lua handling of multiple handshake inputs bug rigelhll
#74 opened Oct 13, 2017 by jameshegarty
2
Performance Regression tests enhancement
#72 opened Sep 27, 2017 by jameshegarty
Clean up systolic casts cleanup enhancement
#71 opened Sep 26, 2017 by jameshegarty
Explanation of automatic CE/valid bit wiring? cleanup question
#70 opened Sep 26, 2017 by jameshegarty
Create a Systolic -> CoreIR backend
#68 opened Sep 21, 2017 by rdaly525
@jameshegarty @rdaly525
1
Replace int types with fixed point cleanup
#67 opened Sep 20, 2017 by jameshegarty
Multi-DRAM-Port Harness refactor cleanup
#62 opened Sep 6, 2017 by jameshegarty
2
Ready bit wiring fix and testing
#56 opened Aug 19, 2017 by jameshegarty
1
Document lowering semantics enhancement
#55 opened Aug 18, 2017 by jameshegarty
Verify typechecking & casts & ops
#54 opened Aug 18, 2017 by jameshegarty
1
ProTip! Find all open issues with in progress development work with linked:pr.