
Lecture 12: TOY Machine Architecture



COS126: General Computer Science . http://www.cs.Princeton.EDU/~cos126

Designing a Processor

How to build a microprocessor?

- **▶** Develop instruction set architecture (ISA).
 - 16-bit words, 16 TOY machine instructions
 - Determine major components.
 - ALU, memory, registers, program counter
 - Determine datapath requirements.
 - "flow" of bits
 - Establish clocking methodology.
 - 2-cycle design: fetch, execute
 - Analyze how to implement each instruction.
 - determine settings of control signals

The TOY Machine

TOY machine.

- 256 16-bit words of memory.
- 16 16-bit registers.
- 18-bit program counter.
- 16 instructions types.

What we've done.

- Written programs for the TOY machine.
- Software implementation of fetch-execute cycle.
 - TOY simulator.

Fetch Execute

Our goal today.

- Hardware implementation of fetch-execute cycle.
 - TOY computer.

Instruction Set Architecture

Instruction set architecture (ISA).

- 16-bit words, 256 words of memory, 16 registers.
- Determine set of primitive instructions.
 - too narrow \Rightarrow cumbersome to program
 - too broad ⇒ cumbersome to build hardware
- TOY machine: 16 instructions.

Instructions		
0:	halt	
1:	add	
2:	subtract	
3:	and	
4:	xor	
5:	shift left	
6:	shift right	
7:	load address	

Instructions		
8:	load	
9:	store	
A:	load indirect	
B:	store indirect	
C:	branch zero	
D:	branch positive	
E:	jump register	
F:	jump and link	

Designing a Processor

How to build a microprocessor?

- Develop instruction set architecture (ISA).
 - 16-bit words, 16 TOY machine instructions
- Determine major components.
 - ALU, memory, registers, program counter
 - Determine datapath requirements.
 - "flow" of bits
 - Establish clocking methodology.
 - 2-cycle design: fetch, execute
 - Analyze how to implement each instruction.
 - determine settings of control signals


Arithmetic Logic Unit

TOY ALU.

- Big combinational circuit.
- 16-bit bus.


Add, subtract, and, xor, shift left, shift right, copy input 2.

ор	2	1	0
+, -	0	0	0
&	0	0	1
^	0	1	0
«,»	0	1	1
input 2	1	0	0




technical hack

Arithmetic Logic Unit: Implementation






TOY main memory: 256 x 16-bit register file.



Registers

TOY registers: fancy 16 x 16-bit register file.

- Want to be able to read two registers, and write to a third in the same instructions: $R1 \leftarrow R2 + R3$.
- 3 address inputs, 1 data input, 2 data outputs.
- Add decoders and muxes for additional ports.



9

11

Designing a Processor

How to build a microprocessor?

- Develop instruction set architecture (ISA).
 - 16-bit words, 16 TOY machine instructions
- Determine major components.
 - ALU, memory, registers, program counter
- Determine datapath requirements.
 - "flow" of bits
 - Establish clocking methodology.
 - 2-cycle design: fetch, execute
 - Analyze how to implement each instruction.
 - determine settings of control signals

10


Datapath and Control

Datapath.

- Layout and interconnection of components.
- Must accommodate all instruction types.

Control.

- Choreographs the "flow" of information on the datapath.
- Depending on instruction, different control wires are turned on.




Datapath and Control


Datapath.


- Layout and interconnection of components.
- Must accommodate all instruction types.


Control.


- Choreographs the "flow" of information on the datapath.
- Depending on instruction, different control wires are turned on.























Designing a Processor

How to build a microprocessor?

- Develop instruction set architecture (ISA).
 - 16-bit words, 16 TOY machine instructions
- Determine major components.
 - ALU, memory, registers, program counter
- Determine datapath requirements.
 - "flow" of bits
- Establish clocking methodology.
 - 2-cycle design: fetch, execute
- Analyze how to implement each instruction.
 - determine settings of control signals

25


Registers

W Data W Addr

Clocking Methodology

Two cycle design (fetch and execute).


- Use 1-bit counter to distinguish between 2 cycles.
- Use two cycles since fetch and execute phases each access memory and alter program counter.



Clocking Methodology

4 distinguishable events.

- During fetch phase.
- At very end of execute phase.



Designing a Processor


How to build a microprocessor?

- Develop instruction set architecture (ISA).
 - 16-bit words, 16 TOY machine instructions
- Determine major components.
 - ALU, memory, registers, program counter
- Determine datapath requirements.
 - "flow" of bits
- Establish clocking methodology.
 - 2-cycle design: fetch, execute
- Analyze how to implement each instruction.
- determine settings of control signals


Control


Control: controls components, enables connections.

- Input: opcode, clock, conditional evaluation. (green)
- Output: control wires. (orange)




Control: controls components, enables connections. Input: opcode, clock, conditional evaluation. (green) Output: control wires. (orange) Registers Waddr A Addr W Data B Data B Data B Data Control Control Control Texecute Contro







Control: Execute Phase of Store



Stand-Alone Registers



Instruction Register



Program Counter

34

Layers of Abstraction

Abstraction	Built From	Examples	
Abstract Switch	raw materials	transistor	
Connector	raw materials	wire	
Clock	raw materials	crystal oscillator	
Logic Gates	abstract switches, connectors	AND, OR, NOT	
Combinational Circuit	logic gates, connectors	decoder, multiplexer, adder, ALU	
Sequential Circuit	logic gates, clock, connector	flip-flop	
Components	decoder, multiplexer, adder, flip-flop	registers, ALU, counter, control	
Computer	components	TOY	

Pipelining

Pipelining.

- At any instant, processor is either fetching instructions or executing them (and so half of circuitry is idle).
- Why not fetch next instruction while current instruction is executing?
 - Analogy: washer / dryer.

Tesues

- Jump and branch instructions change PC.
 - "Prefetch" next instruction.
- Fetch and execute cycles may need to access same memory.
 - Solution: use two memory caches.

Result.

35

- Better utilization of hardware.
- Can double speed of processor.

History + Future

Computer constructed by layering abstractions.

- Better implementation at low levels improves EVERYTHING.
- Ongoing search for better abstract switch!

History.

- 1820s: mechanical switches (Babbage's difference engine).
- 1940s: relays, vacuum tubes.
- 1950s: transistor, core memory.
- 1960s: integrated circuit.
- 1970s: microprocessor.
- 1980s: VLSI.
- 1990s: integrated systems.
- 2000s: web computer.
- Future: DNA, quantum, optical soliton, ...

