
## 计算机体系结构实验 申A报告


1. 不受疫情影响,完成了上板验证。 (见:单周期和流水线提交包中的实验录像)



2. 在课程开始前就已主动完成了课程要求的基本内容(除cache外),包括选做部分(流水线)。 (见:github上的commit记录)




3. 在课程要求的基础上更进一步,完成了带Cache的MIPS CPU。



4. 自主设计了多笔有特点的仿真测试测资。 (见:流水线实验报告和提交的文件)

```
I mutual recursion.in - 记事本
                                                                                   X
文件(\underline{F}) 编辑(\underline{E}) 格式(\underline{O}) 查看(\underline{V}) 帮助(\underline{H})
# 在编译原理的语法分析中,很多文法都是递归形式给出的。
#假设有如下文法:
# G[F]:
# F \rightarrow fG \mid a
\# G \rightarrow gF
# 判断字符串 a 是否满足的程序如下:
# int F(int pos)
# {
    if(a[pos] == 'a') return pos+1;
    if(a[pos] == 'f') return G(pos+1);
#
    return -1;
#
# }
# int G(int pos)
# {
    if(a[pos] == 'g') return F(pos+1);
#
#
    return -1;
# }
#b = F(0);
                                 第1行,第1列
                                                    100% Windows (CRLF)
                                                                             UTF-8
```

5. 独立发现并解决了书上代码的一处bug和老师提供的模板中的一处问题。 (见:流水线实验报告)



## 6. 按照拔尖班的要求,新增了多条指令。

```
6' b000000: case(funct) // RTYPE
              6'b001000: controls <= 12'b0_0_0_0_0_0_0_1_000; // JR
150
               6'b001001: controls <= 12'b1_0_0_0_0_0_0_1_000; // JAL
151
               6'b0000000: controls <= 12'b1_1_1_0_0_0_0_0_110; // SLL
152
               6' b000010: controls <= 12' b1_1_1_0_0_0_0_0_110; // SRL
153
               6' b000011: controls <= 12' b1 1 1 0 0 0 0 0 0 110; // SRA
154
              default: controls <= 12'b1_1_0_0_0_0_0_0_110; // other RTYPE instrs</pre>
155
             endcase
156 ℮
157
           6'b100011: controls <= 12'b1_0_0_1_0_0_1_0_000; // LW
           6'b101011: controls <= 12'b0_0_0_1_0_0_1_0_0000; // SW
158
           6' b000100: controls <= 12' b0_0_0_0_0_1_0_0_001; // BEQ
159
           6'b000101: controls <= 12'b0_0_0_0_0_1_0_0_001; // BNE
160
           6'b001000: controls <= 12'b1_0_0_1_0_0_0_0_000; // ADDI
161
           6'b001100: controls <= 12'b1_0_0_1_1_0_0_0_010; // ANDI
162
           6'b001101: controls <= 12'b1_0_0_1_1_0_0_0_011; // ORI
163
164
           6'b001010: controls <= 12'b1_0_0_1_0_0_0_0_100; // SLTI
165
           6' b000010: controls <= 12' b0_0_0_0_0_0_0_1_000; // J
           6'b000011: controls <= 12'b1_0_0_0_0_0_0_1_000; // JAL
166
```

## 7. 电路图全部自己画,从而对MIPS CPU结构有了更透彻的理解。(见:单周期、流水线实验报告)

