



TRIGGER LATCH 535nS
AFTER TPB RISING EDGE
NOTE: R1,R2,C50,C51
CHOSEN FOR 4MHz CPU CLOCK

CURRENT STATE LATCH

CURRENT STATES / REGISTER PAGE WRITE



TITLE: CURRENT STATES		REV: 1.0
嘉立创EDA	Company: Your Company	
	Date: 2023-02-24 Drawn By: jeff.truck	



A

B

C



D

A

B

C

D



TITLE: MEMORY		REV: 1.0
	Company: Your Company	Sheet: 4/4
	Date: 2023-02-24	Drawn By: jeff.truck