

ANCROCOMPUTERS

# MICROCOMPUTERS MICROCOMPUTERS MICROCOMPUTERS MICROCOMPUTERS

KIM-1 USER MANUAL

## KIM-1

## MICROCOMPUTER MODULE

## USER MANUAL

## **AUGUST 1976**

The information in this manual has been reviewed and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. The material in this manual is for informational purposes only and is subject to change without notice.

Second Edition
© MOS TECHNOLOGY, INC. 1976
"All Rights Reserved"

MOS TECHNOLOGY, INC. 950 Rittenhouse Road Norristown, PA 19401

# TABLE OF CONTENTS

CHAPTER 1	YOUR KIM-1 MICROCOMPUTER MODULE	1
CHAPTER 2	GETTING STARTED	5
	2.1 Parts Complement	5
	2.2 A Few Words of Caution!	6
	2.3 First Steps	6
	2.4 Let's Try a Simple Problem	9
	2.5 Adding an Audio Tape Unit	12
	2.6 Adding a Teleprinter	17
CHAPTER 3	THE KIM-1 SYSTEM	21
	3.1 KIM-1 System Description	21
	3.2 KIM-1 Memory Allocation	34
	3.3 KIM-1 Operating Programs	40
CHAPTER 4	OPERATING THE KIM-1 SYSTEM	43
	4.1 Using the Keyboard and Display	43
	4.2 Using the Audio Tape Unit	47
	4.3 Using the Teleprinter	50
CHAPTER 5	LET'S TRY A REAL APPLICATION	55
	5.1 Defining the Interface	55
	5.2 Writing the Program	58
	5.3 Entering the Program	65
	5.4 Executing the Program	66
	5.5 Program Debugging and Modification	on 67

CHAPTER 6	EXPANDING YOUR SYSTEM	73
	6.1 Memory and I/O Expansion	71
	6.2 Interrupt Vector Management	75
CHAPTER 7	WARRANTY AND SERVICE	79
	7.1 In-Warranty Service	79
	7.2 Out-of-Warranty Service	80
	7.3 Policy on Changes	80
	7.4 Shipping Instructions	80

# LIST OF FIGURES

CHAPTER 2	2-1	KIM MODULE	7
	2-2	Power Supply Connections	8
	2-3	Audio Tape Unit Connections	13
	2-4	TTY Connections	18
CHAPTER 3	3–1	KIM-1 Block Diagram	24
	3-2	Detailed Block Diagram	25
	3-3	Control and Timing	26
	3-4	1K x 8 RAM Memory	27
	3-5	Keyboard and Display	28
	3-6	Keyboard Detail	29
	3-7	TTY Interface	30
	3-8	Audio Tape Interface	31
	3-9	Application Connector	32
	3-10	Expansion Connector	33
	3-11	Memory Block Diagram	37
	3-12	Memory Map	38
	3-13	Special Memory Addresses	39
	3-14	Flow Chart	41
CHAPTER 5	5-1	Speaker Application	57
	5-2	Assembly Language Listing	60
	5-3	Square Wave Output	62
	5-4	Machine Language Code Table	63
	5-5	Key Sequence: Enter Program	65
CHAPTER 6	6_1	/V Even and an	73
CHAI III U	6-1 6-2	4K Expansion	73 74
	6-3	65K Expansion	74 78

# LIST OF APPENDICES

APPENDIX A	KIM-1 Parts List	<b>A-</b> 1
APPENDIX B	KIM-1 Parts Location	B-1
APPENDIX C	In Case of Trouble	C-2
APPENDIX D	Suggested Power Supply	D-1
APPENDIX E	Audio Tape Format	E-3
APPENDIX F	Paper Tape Format	F-3
APPENDIX G	6502 Characteristics	G-1
APPENDIX H	6530 Characteristics	н-:
APPENDIX I	KIM-1 Program Listings	I-1

#### CHAPTER 1

#### YOUR KIM-1 MICROCOMPUTER MODULE

Congratulations and welcome to the exciting new world of microcomputers! As the owner of a KIM-1 Microcomputer Module, you now have at your disposal a completely operational, fully tested, and very capable digital computer which incorporates the latest in microprocessor technology offered by MOS Technology, Inc. By selecting the KIM-1 module, you have eliminated all of the problems of constructing and debugging a microcomputer system. Your time is now available for learning the operation of the system and beginning immediately to apply it to your specific areas of interest. In fact, if you will follow a few simple procedures outlined in this manual, you should be able to achieve initial operation of your KIM-1 module within a few minutes after unpacking the shipping container.

Your KIM-1 module has been designed to provide you with a choice of operating features. You may choose to operate the system using only the keyboard and display included as part of the module. Next, you may add a low cost audio cassette tape recorder to allow storage and retrieval of your programs. Also, you may add a serial interfaced teleprinter to the system to provide keyboard commands, hard-copy printing, and paper tape read or punch capability.

At the heart of your KIM-1 system is an MCS 6502 Microprocessor Array operating in conjunction with two MCS 6530 arrays. Each MCS 6530 provides a total of 1024 bytes of Read-only Memory (ROM), 64 bytes of Random Access Memory (RAM), 15 Input/Output pins, and an Interval Timer. Stored permanently in the ROM's of the MCS 6530 arrays are the monitor and executive programs devised by MOS Technology, Inc. to control the various operating modes of the KIM-1 system.

The KIM-1 system is intended to provide you with a capable micro-computer for use in your "real-world" application. Accordingly, the system includes a full 1024 bytes of RAM to provide data and program storage for your application program. In addition, you are provided with 15 bidirectional input/output pins to allow interface control of your specific application. Finally, one of the interval timers included in the system is available for generation of time base signals required by your application.

Your KIM-1 system comes to you complete with all components mounted and tested as a system. You need not worry about timing signals (we've included a lMHz crystal oscillator on the module), interface logic or levels between system components, or interface circuitry to peripheral devices. In fact, you need only apply the indicated power supply voltages to the designated pins to achieve full operation of your KIM-1 system.

We recommend that you read all of this manual before applying power to or attempting to operate your KIM-1 module. In the order presented, you will find:

- Chapter 2 "hints and kinks" to help you achieve initial system operation
- Chapter 3 a more detailed description of the KIM-1 system hardware and software
- Chapter 4 operating procedures for all system modes
- Chapter 5 an example of a typical application program using all of the features of the KIM-1 system.

At some future time, you may find it desirable to expand the KIM-1 system to incorporate more memory, different types of memory, or additional input/output capability. Again, we have tried to make system expansion as simple as possible with all required interface signals brought out to a special connector on the module. Watch for:

Chapter 6 - a guide to system expansion for increasing both memory and input/output capability

Despite our best efforts to provide you with a fully operable and reliable system, you might encounter some difficulties with your KIM-1 module. If so, refer to:

Chapter 7 - some guidance on warranty and service procedures for your KIM-1 module

Following the basic text of this manual, you will find a series of Appendices intended to provide you with detailed information on certain specialized subjects of interest to you in understanding the operation of the KIM-1 system.

Lastly, since this manual cannot presume to provide all of the technical information on the hardware or programming aspects of the MCS 6502 microprocessor array, we are including with your KIM-1 system two additional manuals for your reference. The Hardware Manual defines the various elements of the system, their electrical and interface characteristics, and the basic system architecture and timing. The Programming Manual provides the detailed information required to write effective programs using the MCS 6502 instruction program set.

So much for introductory comments! Now lets get started and see if we can get your KIM-1 Microcomputer Module doing some real work for you.

#### CHAPTER 2

#### **GETTING STARTED**

This chapter is intended to guide you through the first important steps in achieving initial operation of your KIM-1 Microcomputer Module. We will ask you to perform certain operations without explanation at this time as to why they are being done. In later sections of this manual, full explanations will be offered for every operating procedure.

#### 2.1 PARTS COMPLEMENT

After unpacking the shipping container for your KIM-1, you should have located the following items:

- 3 Books KIM-1 Users Manual Hardware Manual Programming Manual
- 1 Programming Card
- 1 System Schematic
- 1 KIM-1 Module
- 1 Connector (Already mounted on the Module)
- 1 Hardware Packet
- 1 Warranty Card

You may wish to save the shipping container and packing material should you need to return your KIM-1 module to us at some future date.

#### 2.2 A FEW WORDS OF CAUTION

#### WARNING

Your KIM-1 module includes a number of MOS integrated circuits. All such circuits include protective devices to prevent damage resulting from inadvertant application of high voltage potentials to the pins of the device. However, normal precautions should be taken to prevent the application of high voltage static discharges to the pins of an MOS device.

Immediately before removal of the packing material from your KIM-1 module, you should develop the following precautionary habits:


- Discharge any static charge build up on your body by touching a ground connection <u>before</u> touching any part of your KIM-1 module. (This precaution is especially important if you are working in a carpeted area)
- Be certain that soldering irons or test equipment used on the KIM-1 module are properly grounded and not the source of dangerously high voltage levels.

On a different subject, after unpacking your KIM-1 module, you will note the presence of a potentiometer. This adjustment has been set at the factory to insure correct operation of the audio cassette interface circuits. It should <a href="mailto:never">never</a> be necessary for you to change the position of this potentiometer.

#### 2.3 FIRST STEPS


After unpacking the KIM-1 module, locate the small hardware packet and install the rubber pads provided. The rubber pads are located at the bottom of the module (see attached sketch) and act both to lift the card off your work surface and to provide mechanical support for the module while you depress keys.

Place the module such that the keyboard is to your lower right and observe that two connector locations extend from the module to your left. The connector area on the lower left is referred to as the Application connector (A). You will note that a 44 pin board edge connector is already installed at this location. The connector area to the upper left is for use by you for future system expansion and is referred to as the Expansion connector (E).



KIM-1 Module FIGURE 2.1

Remove the (A) connector from the module and connect the pins as shown in the sketch.



Power Supply Connections FIGURE 2,2

Reinstall the (A) connector making certain that the orientation is correct.

- Note 1: The +12 volt power supply is required only if you will be using an audio cassette recorder in your system.
- Note 2: The jumper from pin A-K to Vss (Pin A-1) is essential for system operation. If you expand your system later, this jumper will be removed and we'll tell you what to do to pin A-K.
- Note 3: If you don't have the proper power supplies already available, you may wish to construct the low cost version shown with schematic and parts list in Appendix D. In any event, your power supply must be regulated to insure correct system operation and must be capable of supplying the required current levels indicated in the sketch.

Now, recheck your connections, turn on your power supplies, and depress RS (reset). You should see the LED display digits light as your first check that the system is operational. If not, recheck your hookup or refer to Appendix C (In Case of Trouble).

#### 2.4 LETS TRY A SIMPLE PROGRAM

Assuming that you have completed successfully all of the steps thus far, a simple program now can be tried to demonstrate the operation of the system and increase your confidence that everything works properly. We'll be using only the keyboard and display on the module for this example. (In the next two sections we'll worry about the teleprinter and the audio cassette).

For our first example, we will add two 8 bit binary numbers together and display the result. We presume that you are familiar with the hexadecimal representation of numbers and the general rules for binary arithmetic.

First check and be sure that the slide switch in the upper right corner of the keyboard is pushed to the left (SST Mode is OFF). Now proceed with the following key sequence:

Press Keys	See On Display	Step #
AD 0 0 2	xxxx xx 0002 xx	1 2
DA	0002 xx	3
1 8	0002 18	4
+ A 5	0003 A5	5
+ 0 0	0004 00	6
+ 6 5	0005 65	7
+ 0 1	0006 01	8
+ 8 5	0007 85	9
+ F A	0008 FA	10
+ A 9	0009 A9	11
+ 0 0	000A 00	12
+ 8 5	000В 85	13
+ F B	OOOC FB	14
+ 4 C	000D 4C	15
+ 4 F	000E 4F	16
+ 1 C	000F 1C	17

What you have just done is entered a program and stored it in the RAM at locations 0002 through 000F. You should have noticed the purpose of several special keys on your keyboard:

AD - selects the address entry mode

DA - selects the data entry mode

- increments the address without changing the entry mode

o To F - 16 entry keys defining the hex code for address or data entry

You've noticed as well that your display contains 6 digits. The four on the left are used to display the hex code for an address. The two on the right show the hex code for the data stored at the address shown. Therefore, when you pressed AD (step 1) and 0 0 0 2 (step 2), you defined the address entry mode, selected the address 0002, and displayed the address 0002 in the four left-most display digits. Incidentally, when we show an "x" in the display chart, we mean that we don't know what will be displayed and we "don't care."

Next you pressed DA (step 3) followed by 1 8 (step 4). Here, you have defined the data entry mode and entered the value 18 to be stored at your selected address 0002. Of course, the 18 then was displayed in the two right-most digits of your display.

You remained in the data entry mode but began to press + followed by a two digit number (steps 5 to 17). Note that each depression of the + key caused the address displayed to increase by one. The hex keys following the + key continued to enter the data field of the display. This procedure is merely a convenience when a number of successive address locations are to be filled.

If you made any mistakes in pressing the keys, you should have noticed that correcting an error is simply a matter of reentering the data until the correct numbers show on the display.

The program you have entered is a simple loop to add two 8 bit binary numbers together and present the result on the display. For a programmer, the listing of the program entered might appear as follows:

POINTL				= \$FA		
POINTH				= \$FB		
START				= \$1C4F		
0000				VAL1		
0001				VAL2		
0002	18			PROG	CLC	
0003	Α5	00			LDA	VAL1
0005	65	01			ADC	VAL2
0007	85	FA			STA	POINTL
0009	Α9	00			LDA	#ØØ
000B	85	FB			STA	POINTH
000D	4C	4F	1C		JMP	START

Stated in simple terms, the program will clear the carry flag (CLC), load VAL1 into the accumulator (LDA VAL1), add with carry VAL2 to the accumulator (ADC VAL2), and store the result in a location POINTL (STA POINTL). A zero value is stored in a location POINTH (LDA #ØØ and STA POINTH) and the program jumps to a point labelled START (JMP START). This pre-stored program will cause the display to be activated and will cause the address field of your display to show the numbers stored in locations POINTH and POINTL. Note that the result of the addition has already been stored in location POINTL.

The hex codes appearing next to the address field of the listing are exactly the numbers you entered to store the program. We refer to these as machine language codes. For example, 4C is the hex code for the JMP instruction of the microprocessor. The next two bytes of the program define 1C4F (START) as the jump address.

As yet, you are not able to run the program because you have not yet entered the two variables (VAL1 and VAL2). Lets try an actual example:

Press Keys	See On Display	Step #
AD	000F 1C	17A
0 0 F 1	00Fl xx	17B
DA O O	00F1 00	18
AD	00F1 00	19
0 0 0 0	0000 xx	20
DA 0 2	0000 02	21
+ 0 3	0001 03	22
+ GO	0002 18	23

Steps 17A, 17B, and 18 insure that the binary arithmetic mode is selected.

Steps 19 to 21 store the hex value 02 in location 0000 (VAL1). Step 22 stores the hex value 03 in location 0001 (VAL2). Now we are ready to run the program. In step 23, the Go key causes the program to execute and the result, 05, appears in the right two digits of the address display. Although the problem appears trivial, it illustrates the basic principles of entering and executing any program as well as providing a fairly high assurance level that your KIM-1 module is operating properly.

You should try one more example using your stored program. Repeat steps 17A to 23 but substitute the value FF for VAL1 and VAL2 at locations 0000 and 0001. Now when you press the GO key, your display should read:

The answer is correct because:

$$+ FF = 1111 1111$$

Try some more examples if you wish and then let's move on to the rest of the system.

#### 2.5 ADDING A TAPE RECORDER

In the previous section, you entered and executed a program. If you turn off the power supplies to the system, your program is lost since the memory into which you stored your program is volatile. If you require the same program again, you would have to repower the system and reenter the program as in the previous example.

The KIM-1 system is designed to work with an audio cassette tape recorder/player to provide you with a medium for permanent storage of your programs or data. The cassette with recorded data may be reread by the system as often as you wish. In this section, you will connect the audio cassette unit to the system and verify its operation.


The recording technique used by the KIM-1 system and the interface circuits provided have been selected to insure trouble-free operation with virtually any type and any quality level audio cassette unit. (We have demonstrated correct operation with a tape unit purchased for less than \$20.00 from a local discount outlet). In addition, tapes recorded on one unit may be played back to the system on a different unit if desired. We recommend, of course, that you make use of the best equipment and best quality tapes you have available.

In selecting a tape unit for use with your KIM-1 system, you should verify that it comes equipped with the following features:

- 1. An earphone jack to provide a source of recorded tape data to the KIM-1 system.
- 2. A microphone jack to allow recording of data from the KIM-1 system on the tape.
- 3. Standard controls for Play, Record, Rewind, and Stop.

Note: You should avoid certain miniaturized tape equipment intended for dictating applications where the microphone and speaker are enclosed within the unit and no connections are provided to external jacks. If such equipment is used, you will have to make internal modifications to reach the desired connection points.

To connect your tape unit to the KIM-1 module, turn off the power supplies and remove the connector (A) from the module. Add the wires shown in the sketch:



Audio Tape Unit Connections
FIGURE 2.3

Keep the leads as short as possible and avoid running the leads near sources of electrical interference. The connections shown are for typical, portable type units. The Audio Data Out (LO) signal has a level of approximately 15 mv. (peak) at pin M. Should you desire to use more expensive and elaborate audio tape equipment, you may prefer to connect the high level (1 volt peak) audio signal available at pin P to the "LINE" input of your equipment.

Return the connector (A) to its correct position on the KIM-1 module and turn on the power supplies. To verify the operation of your audio cassette equipment, try the following procedures:

- 1. Reenter the sample program following the procedures outlined in the previous section (2.4). Try the sample problem again to be sure the system is working correctly.
- 2. Install a cassette in your tape equipment and REWIND to the limit position.
- 3. Define the starting and ending address of the program to be stored and assign an identification number (ID) to the program.

Press Keys	See On Display	Step #
AD	xxxx xx	1
0 0 F 1	00Fl xx	2
DA O O	00F1 00	3
AD	00F1 00	4
1 7 F 5	17F5 xx	5
DA	17F5 00	6
+ 0 0	17F6 00	7
+ 1 0	17F7 10	8
+ 0 0	17F8 00	9
+ O 1	17F9 01	10
AD	17F9 01	11
1 8 0 0	1800 xx	12

You will recall that the program we wish to store on tape was loaded into locations 0000 to 000F of the memory. Therefore, we define a starting address for recording as 0000 and store this in locations 17F5 and 17F6 (Steps 4 to 7). We define an ending address for recording as one more than the last step of our program and stored the value 0010 (= 000F + 1) in locations 17F7 and 17F8 (Steps 8,9). Finally we pick an arbitrary ID as 01 and store this value at location 17F9 (Step 10).

Note that before we use the audio cassette unit for recording or playing back, we <u>must</u> put 00 in location 00F1 (Steps 1,2 and 3).

The starting address of the tape recording program is 1800. In Steps 11 and 12 we set this address value into the system. If we were to press GO, the system would proceed to load data on to the magnetic tape. But first, we'd better start the tape!

4. Select the Record/Play mode of the tape recorder. Wait a few seconds for the tape to start moving and now:

Press Go

5. The display will go dark for a short time and then will relight showing:

0000 xx

6. As soon as the display relights, the recording is finished and you should STOP the tape recorder.

Now, you should verify that the recording has taken place correctly. This can be proven by reading the tape you have just recorded. Proceed as follows:

- 1. Rewind the tape cassette to its starting position.
- 2. Turn off the system power supplies and then later, turn them back on.

This has the effect of destroying your previously stored program which you already have recorded on tape.

3. Prepare the system for reading the tape as follows:

Press Keys	See On Display	Step #
RS		
AD	xxxx xx	1
0 0 F 1	00Fl xx	2
DA O O	00F1 00	3
AD	00F1 00	4
1 7 F 9	17F9 xx	5
DA	17F9 xx	6
0 1	17F9 01	7
AD	17F9 01	8
1 8 7 3	1873 <b>xx</b>	9
GO	(Dark)	10

The KIM-1 system is now looking for tape input data with the ID label 01. Recall that this is the same ID label we assigned when we recorded the program.

- 4. If your tape unit has a volume control, set the control at approximately the half way point.
- 5. If your tape unit has a tone control, set the control for maximum treble.
- 6. Now, turn on the tape using the PLAY mode. The tape will move forward and the system will accept the recorded data. As soon as the data record (ID=01) has been read, the display should relight showing:

0000 xx

this means that the selected record has been located and read but that an error has occurred during the reading of the data. In this case, press the RS key and repeat the read tape procedures from the beginning. If the FFFF still shows on the display, repeat the entire recording and playback procedures checking each step carefully. If the problem persists, refer to Appendix C, (In Case of Trouble).

If the tape continues to run and the display does not relight, this means that the system has been unsuccessful in reading any data back from the tape. In this case, repeat the entire recording and playback procedures checking each step carefully. If the problem persists, refer to Appendix C, (In Case of Trouble).

7. Assuming that you have read the tape successfully, you now may verify that the program has been restored to memory by trying a sample problem. (02 + 03 = 05)

NOTE: The KIM-1 interface circuits for the audio tape system are designed so that you do not require special test equipment to set up correct operating levels. If you have followed the procedures indicated, the tape system should work without the need of any adjustments by you.


#### 2.6 ADDING A TELEPRINTER

If you have access to a serial teleprinter, you may add such a unit to the KIM-1 system with very little effort. One of the more commonly available units of this type is the Teletype Model 33ASR which we will use for the purposes of illustration in this section. However, if you have available different equipment, you may use the information presented here as a guide to connecting your specific unit. In any case, we recommend you follow the directions offered by the equipment manufacturer in his instruction manual to effect the desired wiring and connection options.

The KIM-1 provides for a 4 wire interface to the TTY. Specifically, the "20 MA loop" configuration should be used and you should check that your TTY has been wired for this configuration. If not, you may easily change from "60 MA loop" to "20 MA loop" configurations following the manufacturers directions. The KIM-1 has been designed to work properly only with a teleprinter operating in full duplex mode. Check the literature supplied with your teleprinter if you are unsure if your unit is properly configured. You are not restricted to units with specific bit rates (10 CPS for TTY) since the KIM-1 system automatically adjusts for a wide variety of data rates (10 CPS, 15 CPS, 30 CPS, etc.).

To connect the TTY to the system, proceed as follows:

- 1. Turn off system power and remove connector (A) from the module.
- 2. Add the wires shown in the sketch to connector (A) and to the appropriate connector on the TTY unit.



TTY Connections FIGURE 2.4

- 3. The jumper wire from A-21 to A-V is used to define for the KIM-1 system that a teleprinter will be used as the <u>only</u> input/display device for the system. If you expect to use both TTY <u>and</u> the KIM-1 keyboard/display, you should install the switch shown instead of the jumper. Now, the switch, when open, will allow use of the keyboard and display on the KIM-1 module and, when closed, will select the teleprinter as the input/display device. (Of course, you may use a clip-lead instead of the switch if you desire).
- 4. Be sure pins A-21 and A-V are connected. Reinstall connector (A) and return power to the system. Turn-on the TTY.
- 5. Press the RS key on the KIM-1 module then press
  the OUT key on the TTY. This step is most important
  since the KIM-1 system adjusts automatically to the
  bit rate of the serial teleprinter and requires this
  first key depression to establish this rate.

If everything is working properly you should immediately observe a message being typed as follows:

KIM

This is a prompting message telling you that the TTY is on-line and the KIM-1 system is ready to accept commands from the TTY keyboard.

Should the prompting message not be typed press the RS key on the KIM-1 keyboard and then the OUT key on the TTY. If the "KIM" message still is not typed, recheck all connections and the TTY itself and try again. If the problem persists, refer to Appendix C, (In Case of Trouble).

6. Assuming that the TTY is operable, you may now try a simple group of operations to verify correct system operation:

See Printed	Step #
KIM	
xxxx xx	1
0002	2
0002 xx	3
18.	4
0003 xx	5
A5.	6
0004 xx	7
0003 A5	8
ктм	
xxxx xx	9
	KIM xxxx xx 0002 0002 xx 18. 0003 xx A5. 0004 xx 0003 A5 KIM

Step 1 shows the "KIM" prompting message. In Step 2, an address (0002) is selected followed by a space key in Step 3. The address cell 0002 together with the data stored at that location (xx) is printed. Step 4 shows the "modify cell" operation using the • key and the hex data keys preceding. Step 5 shows the incrementing to the next address cell (0003) after the • key. Note that the modification of cell 0002 also occurs. Steps 6 and 7 show the modification of data in cell 0003 and the incrementing to cell 0004. Step 8 shows the action of the F key in backing up one cell to 0003 where we can see from the printout that the correct data (A5) has been stored at that location. Step 9 shows the reaction to the OUT key in resetting the system and producing a new "KIM" prompting message. Note, by the way, that in this example you have repeated a portion of the program entry exactly as you did in Section 2.4 but this time using the TTY.

So much for now! If all of the operations have occurred properly, you may be certain that your TTY and KIM-1 module are working together correctly. We will describe in detail all of the other operations possible with the TTY in a later section of the manual.

If you have reached this point without problems, you now have completed all of the required system tests and may be confident that the KIM-1 module and your peripheral units are all working correctly. Our next task is to learn more about the KIM-1 system and its operating programs.

#### CHAPTER 3

#### THE KIM-1 SYSTEM

Up to this point you have been engaged in bringing up your KIM-1 system and verifying its correct operation. Now it's time to learn more about the various parts of the KIM-1, how the parts work together as a system, and how the operating programs control the various activities of the system. The diagrams included in this section together with your full sized system schematic will be helpful in understanding the elements of your KIM-1 module.

#### 3.1 KIM-1 SYSTEM DESCRIPTION

Figure 3-1 shows a complete block diagram of the KIM-1 system. You should note first the presence of the MCS 6502 Microprocessor Array which acts as the central control element for the system. This unit is an 8 bit microprocessor which communicates with other system elements on three separate buses. First, a 16 bit address bus permits the 6502 to address directly up to 65,536 memory locations in the system. Next, an 8 bit, bidirectional data bus carries data from the 6502 array to any memory location or from any memory location back to the 6502 array. Lastly, a control bus carries various timing and control signals between the 6502 array and other system elements.

Associated with the 6502 array is a 1 MHz crystal which operates with an oscillator circuit contained on the 6502 array. This crystal controlled oscillator is the basic timing source from which all other system timing signals are derived. In particular, the  $\emptyset_2$  signal generated by the 6502 array and used either alone, or gated with other control signals, is used as the system time base by all other system elements.

The 6502 microprocessor is structured to work in conjunction with various types of memory. In the KIM-1 system, all memory may be considered to be of the Read-only (ROM) or Read/Write (RAM) variety. The ROM portion of the memory provides permanent storage for the operating progams essential to the control of the KIM-1 system. You will note the inclusion of two devices, labelled 6530-002 and 6530-003. Each of these devices include a 1024 byte (8 bits per byte) ROM with different portions of the operating program stored permanently in each ROM.

RAM type memory is available at three locations in the system. Again, each of the 6530 arrays include 64 bytes of RAM primarily used for temporary data storage in support of the operating program. In addition, a separate 1024 byte RAM is included in the KIM-1 system and provides memory storage for user defined application programs and data.

Input/output controls for the system also are included within the 6530 arrays. Each 6530 array provides 15 I/O pins with the microprocessor and operating program defining whether each pin is an input pin or output pin, what data is to appear on the output pins, and reading the data appearing on input pins. The I/O pins provided on the 6530-002 are dedicated to interfacing with specific elements of the KIM-1 system including the keyboard, display, TTY interface circuit, and audio tape interface circuit. The 15 I/O pins on the 6530-003 are brought to a connector and are available for the user to control a specific application.

Finally, each 6530 array includes an interval timer capable of counting a specific number of system clocks to generate precise timing gates. The exact time interval is preset under program control. The interval timer on the 6530-003 array is available for a user defined application program and is not required by the operating programs.

Figure 3-1 shows a major block labelled Control Logic. Included under this category are an address decoder used for generation of chip select signals for the 6530 arrays and the static RAM. Also included is the logic required to debounce the keys for system reset (RS key) and program stop (ST key). Lastly, special logic is included to allow operation of the system in a "single instruction" mode to facilitate program debugging.

Figure 3-1 shows the keyboard/display logic interfacing with the I/O pins of the 6530-002. Also shown are the interface circuits for transmission of data to and reception of data from the TTY and audio tape units.

Figure 3-2 shows the detailed interconnections between the MCS 6502 and the two MCS 6530 arrays.

Figure 3-3 shows detailed logic and schematics for the control logic.

Figure 3-4 shows a detailed schematic of the static RAM.

Figure 3-5 and 3-6 show the detailed schematic of the keyboard and display logic and circuits.


Figure 3-7 details the schematic of the TTY interface circuits.

Figure 3-8 details the schematic of the audio tape cassette interface circuits.


Figures 3-9 and 3-10 provide a summary of all signals available on either the Application connector or the Expansion Connector.

The fold-out system schematic shows all of the elements of the system connected together and all signals appearing on the module connectors.


You may refer to the Hardware Manual included with your KIM-1 module for additional details on the operating characteristics of the 6502 and 6530 arrays as well as detailed information on system timing.



KIM-1 Block Diagram FIGURE 3.1




Detailed




CONTROL BUS

Control and Timing FIGURE 3.3




CONTROL BUS

1Kx8 RAM Memory FIGURE 3.4




Keyboard and Display FIGURE 3.5




_				
-0	2 4 0 3 0	5 0 7 0	8 10 9 0 11 0 0	12 14 0 13 0 15 0 0
	GO	sT	RS	SST
	AD	DA	РС	+
	U	D	£	F
	ω	9	A	В
	4	5	6	7
	0	l	2	3

Keyboard Detail FIGURE 3.6



TTY Interface FIGURE 3.7



Audio Tape Interface FIGURE 3.8

22	KB Col D
21	KB Col A
20	KB Col E
19	KB Col B
18	KB Col F
17	KB Row Ø
16	PB5
15	PB7
14	PAØ
13	PB4
12	РВ3
11	PB2
10	PB1
9	₽В∅
8	PA7
7	PA6
6	PA5
5	PA4
4	PA1
3	PA2
2	PA3
1	VSS GND

Z	KB Row 1
Y	KB Col C
Х	KB Row 2
W	KB Col G
V	KB Row 3
U	TTY PTR
T	TTY KYBD
S	TTY PTR RTRN(+)
R	TTY KYBD RTRN(+)
P	AUDIO OUT HI
N	+12v
M	AUDIO OUT LO
L	AUDIO IN
K	DECODE ENAB
J	K7
Н	K5
F	K4
E	к3
D	К2
С	K1
В	кø
A	VCC +5♥

Application Connector FIGURE 3.9

22	VSS GND
21	VCC +5
20	
19	
18	
17	SST OUT
16	К6
15	DBØ
14	DB1
13	DB2
12	DB3
11	DB4
10	DB5
9	DB6
8	DB7
7	RST
6	NMI
5	RO
4	IRQ
3	<b>Ø</b> 1
2	RDY
1	SYNC

Z	RAM/R/W
Y	<u>Ø2</u>
Х	PLL TEST
W	R/W
V	R/W
U	Ø2
Т	AB15
S	AB14
R	AB13
Р	AB12
N	AB11
М	AB10
L	AB9
K	AB8
J	AB7
Н	AB6
F	AB5
E	AB4
D	AB3
С	AB2
В	AB1
Α	ABØ

Expansion Connector FIGURE 3.10

#### 3.2 KIM-1 MEMORY ALLOCATION

It has been stated that the 6502 microprocessor array included in the KIM-1 system is capable of addressing any of 65,536 memory locations. Obviously, we have not included that much memory in your KIM-1 system and this section is intended to detail for you exactly what memory locations are included in the system and where they are located (their exact addresses).

Each byte of memory in the system is understood to include 8 bits. Also, you should note that any addressable location in the system may be performing any one of four functions:

- 1. A ROM byte read-only memory in which we have stored the operating program.
- 2. A RAM byte read/write memory for storage of variable data.
- 3. An I/O location these locations include both direction registers which define the I/O pins to be either input pins or output pins, and the actual data buffer locations containing the data to be transmitted on output pins or the data read from input pins. Any I/O location may be viewed as a read/write memory location with a specific address.
- 4. An Interval Timer location a series of addresses are reserved for each interval timer in the system. Again, you may write to the timer to define its counting period or read from the timer to determine its exact state.

Figure 3-11 shows a block diagram detailing all memory blocks in the KIM-1 system. Figure 3-12 provides a memory map showing all addressable locations included in the system and their relationship to each other. Note also the areas in the memory map indicated as available for expansion. (Section 6 of the manual provides more detail on the subject of memory expansion). Finally, Figure 3-13 provides a complete listing of all important memory locations and will be referenced frequently by you when writing your application programs.

Referring to Figure 3-12, note that the memory map shows a block of 8192 address locations all existing in the lowest address space within the possible 65,536 address locations. This address space is further divided into eight blocks of 1024 locations each. Each 1024 block is further divided into four pages of 256 locations each. The "K" reference defines a specific block of 1024 locations and refers to the "K" number of the address decoder included within the system control logic. The "page" reference defines a specific group of 256 addresses. A total of 32 pages (0 to 31) are included in the 8192 address locations. The hex codes for certain addresses are shown at strategic locations in the memory map.

Beginning from the highest address location of the 8192, note that the first 1024 block (K7) is assigned to the ROM of the 6530-002 and the second 1024 block (K6) is assigned to the ROM of the 6530-003. The entire operating program of the KIM-1 system is included in these two blocks.

Next in order, a portion of the K5 block is dedicated to the RAM, I/O, and Timer locations of the two 6530 arrays. An expanded view of this address space is shown in Figure 3-12. Note that the RAM addresses for the 6530-002 (Hex 17EC to 17FF) are reserved for use by the operating program and should not appear in a user generated application program. The same is true for the I/O and Timer locations of the 6530-002 which also are reserved for use by the operating programs.

The next four blocks in order (K4, K3, K2, K1) are reserved for additional memory in an expanded system. In Section 6, the methods for adding memory will be discussed.


Finally, the lowest 1024 address locations (KO) are assigned to the static RAM included within the KIM-1 system. You should note that within this block, Page O and Page I have special significance. Page I is used as the system stack onto which return addresses and machine status words are pushed as the system responds to interrupts and subroutine commands. Page O has significance for certain of the special addressing modes available when programming for the 6502 microprocessor array.

Figure 3-12 shows an expanded view of Page 0 and Page 1. Note that 17 addresses (00EF to 00FF) are reserved for use by the operating program and must never appear in the user generated application program. Also, note the comment that a maximum of eight locations may be required on the stack (Page 1) to service operating program interrupts.

In summary, the user generated application program may make use of the following areas of memory:

- 1. All of Page 0 except 00EF to 00FF
- 2. All of Page 1 (remember that the stack will extend an extra 8 bytes deep to accommodate the operating program).
- 3. All of Page 2 and Page 3.
- 4. In Page 23:
  - All I/O locations from 1700 to 173F
  - All 64 bytes of RAM from 1780 to 17BF
  - An additional 44 bytes of RAM from 17C0 to 17EB

Memory Block Diagram FIGURE 3.11



Memory Map FIGURE 3.12

ADDRESS	AREA	LABEL	FUNCTION
00EF	1	PCL	Program Counter - Low Order Byte
00F0		PCH	Program Counter - High Order Byte
00F1	Machine	P	Status Register
0 <b>0</b> F2	Register Storage	SP	Stack Pointer
00F3	Buffer	A	Accumulator
00F4		Y	Y-Index Register
00F5	<b>+</b>	Х	X-Index Register
1700	<b>†</b>	PAD	6530-003 A Data Register
1701	Application	PADD	6530-003 A Data Direction Register
1702	I/O ■	PBD	6530-003 B Data Register
1703	<b>+</b>	PBDD	6530-003 B Data Direction Register
1704	Interval Timer		6530-003 Interval Timer (See Section 1.6 of Hardware Manual)
170F	<b>†</b>		
17F5	<b>†</b>	SAL	Starting Address - Low Order Byte
17F6	Audio Tape	SAH	Starting Address - High Order Byte
17F7	Load & Dump	EAL	Ending Address - Low Order Byte
17F8		EAH	Ending Address - High Order Byte
17F9	<b>+</b>	ID	File Identification Number
17FA	<b>†</b>	NMIL	NMI Vector - Low Order Byte
17FB	ļ	NMIH	NMI Vector - High Order Byte
17FC	Interrupt Vectors	RSTL	RST Vector - Low Order Byte
17FD	vectors.	RSTH	RST Vector - High Order Byte
17FE		IRQL	IRQ Vector - Low Order Byte
17FF	*	IRQH	IRQ Vector - High Order Byte
1800	Audio Torr	DUMPT	Start Address - Audio Tape Dump
1873	Audio Tape <b>♣</b>	LOADT	Start Address - Audio Tape Load
1000	STOP Key + SST		Start Address for NMI using KIM "Save Machine" Routine (Load in 17FA & 17FB)
17F7	Paper Tape	EAL	Ending Address - Low Order Byte
17F8	Dump (Q)	EAH	Ending Address - High Order Byte

Special Memory Addresses FIGURE 3.13

#### 3.3 KIM-1 OPERATING PROGRAMS


Figure 3-14 shows a simplified flow chart of the KIM-1 operating programs. This section provides a brief explanation of these programs to assist you in understanding the various operating modes of the system.

First, you should note that when power is first applied to your KIM-1 module and the RS (reset) key is depressed, control of the system automatically is assumed by the operating program. This is true, as well, for any succeeding depression of the reset key.

For each depression of the reset key, the system is initialized. At this time, stack pointer values are set, the I/O configuration is established, and essential status flags are conditioned. Next the program determines whether the system is to respond to TTY inputs or is to operate with the keyboard and display on the KIM-1 module.

If the TTY mode has been selected, the program halts and awaits a first key depression from the TTY (the RubOut Key). Upon receipt of this key depression, the program automatically performs a bit rate measurement and stores the correct value for use in receiving and decoding succeeding data transfers from the TTY. Note that this bit rate measurement is performed after each depression of the reset key.

The program will proceed immediately to a routine causing the prompting message ("KIM") to be typed on the TTY. Now, the program halts at the loop called "Get Character". As each key is depressed on the TTY, the coded data is accepted and analyzed in the routine called "Execute Key". The various keys depressed will cause the program to branch to the appropriate subroutines required to perform the desired operation. Upon completion of the individual key executions, the program returns to the "Get Key" loop and awaits the next key depression.



Exit from the TTY processing loop will occur in response to:

- 1. A depression of the reset key,
- 2. A depression of the G key which initiates execution of the application program, or
- 3. A change in the mode from TTY to Keyboard/Display.

If, after system reset and initialization, the Keyboard/Display mode (KB) is determined to be in effect, the program will proceed directly to display, and keyboard scan routines. The program will cause the display scan to occur continuously ("Display Cell") until one of the keys on the keyboard is depressed (AK?). Key validation is performed during an additional scan cycle. If the key is truly depressed (not noise), the program proceeds to the routine called "Get Key" in which the exact key depressed is defined. Next, the program moves to the "Execute Key" routine where branches to appropriate execution routines will be performed. Finally, after key execution, the program returns to the "Display Cell" routine and waits for the key to be released. When no key is depressed, the program returns to the normal "Display Cell" routine and awaits the next key depression.

In either the TTY or KB modes, the audio tape load or dump routines may be executed using appropriate commands from the selected keyboards. In either case, completion of the tape load or dump routine allows the program to return to the "Start" position which will, as usual, activate the KIM-1 display or cause the "KIM" prompting message on the TTY.

You should note the use of the Stop key to activate the non-maskable interrupt input (NMI) of the 6502 microprocessor array. Depression of this key causes an unconditional termination of program execution, a saving of machine status registers on the stack, and a return to the control of the operating program.

A second interrupt input is available and referred to as IRQ. This interrupt may be defined by the user and will cause the program to jump to any location defined by the user in his program.

#### **CHAPTER 4**

#### OPERATING THE KIM-1 SYSTEM

Now that you have a better idea of what is included in your KIM-1 system and how it operates, its time to provide you with detailed procedures for all of the operations you can perform with the system. We will separate our operating procedures into three areas giving specific direction for the use of the KIM-1 keyboard and display, the audio tape recorder, and the serial teleprinter (TTY).

#### 4.1 USING THE KIM-1 KEYBOARD AND DISPLAY

A brief study of your keyboard shows a total of 23 keys and one slide switch. First, let's list the purpose of each key:

O TO F - Sixteen keys used to define the hex code of address or data

AD - selects the address entry mode

DA - selects the data entry mode

+ - increments the address by +1 but does

not change the entry mode

- recalls the address stored in the Program
  Counter locations (PCH, PCL) to the display
- PS causes a total system reset and a return to the control of the operating program
- GO causes program execution to begin starting at the address shown on the display
- terminates the execution of a program and causes a return to the control of the operating program

You have seen in an earlier chapter that the six digit display includes a four digit display of an address (left four digits) and a two digit display of data (right two digits).

Using only the KIM-1 keyboard and display, you may perform any of the following operations:

# 1. Select an Address

Press AD followed by any four of the hex entry keys. The address selected will appear on the display. If an entry error is made, just continue to enter the correct hex keys until the desired address shows on the display. Regardless of what address is selected, the data field of the display will show the data stored at that address.

#### 2. Modify Data

After selecting the proper address, press DA followed by two hex entry keys which correctly define the data to be stored at the selected address. The data entered will appear in the data field of the display to indicate that the desired code has already been entered.

Note that it is possible for you to-select an address of a ROM memory cell or even the address of a memory cell that does not exist in your system. In these cases, you will not be able to change the data display since it is clearly not possible for the system to write data to a ROM cell or a non-existent memory location.

#### 3. Increment the Address

By pressing the + key the address displayed is automatically increased by +1. Of course, the data stored at the new address will appear on the display. This operation is useful when a number of successive address locations must be read or modified. Note that the use of the + key will not change the entry mode. If you had previously pressed the AD key, you remain in the address entry mode and a previous depression of the DA means you remain in the data entry mode.

# 4. Recall Program Counter

Whenever the NMI interrupt pin of the 6502 microprocessor array is activated, the program execution in progress will halt and the internal registers of the 6502 are saved in special memory locations before the control of the system is returned to the operating program. In the KIM-1 system, the NMI interrupt may occur in response to a depression of the strong key (stop) or, when operating in the Single Step mode, after each program instruction is executed following the depression of the strong key.

The PC key allows you automatically to recall the value of the Program Counter at the time an interrupt occurred. You may have performed a variety of operations since the interrupt such as inspecting the contents of various machine registers stored at specific memory locations. However, when you press the PC key, the contents of the Program Counter at the time of the interrupt are recalled to the address field of the display. You now may continue program execution from that point by pressing the GO key.

#### 5. Execute a Program

Select the starting address of the desired program. Now, press the GO key and program execution will commence starting with the address appearing on the display.

## 6. Terminate a Program

The st key is provided to allow termination of program execution. As mentioned earlier, the st key activates the NMI interrupt input of the 6502 microprocessor array.

Note: The st key will operate correctly only if you store the correct interrupt vector at locations 17FA and 17FB. For most of your work with the KIM-1 system, you should store the address 1COO in these locations as follows:

Now, when the  $\overline{\text{NMI}}$  interrupt occurs, the program will return to location 1C00 and will proceed to save all machine registers before returning control to the operating program.

You should remember to define the  $\overline{\text{NMI}}$  vector each time the power to the system has been interrupted. A failure of the system to react to the  $\overline{\text{ST}}$  key means you have forgotten to define the  $\overline{\text{NMI}}$  vector.

# 7. Single Step Program Execution

In the process of debugging a new program, you will find the single step execution mode helpful. To operate in this mode, move the SST slide switch to the ON position (to your right). Now, depress the Go key for each desired execution of a program step. The display will show the address and data for the next instruction to be executed. Note that in the course of stepping through a program, certain addresses will appear to be skipped. A program instruction will occupy one, two, or three bytes of memory depending upon the type of instruction. In single instruction mode, all of the bytes involved in the execution of the instruction are accessed and the program will halt only on the first byte of each successive instruction.

 $\underline{\text{Note}}$ : SST mode also makes use of the  $\overline{\text{NMI}}$  interrupt of the 6502 microprocessor array. Again, the NMI vector must be defined as described in (6) above if the SST mode is to work correctly.

This covers all of the standard operations you may perform from the KIM-1 keyboard. Using combinations of the operations described, you may wish to perform certain specialized tasks as follows:

# 1. Define the IRQ Vector

You will recall that a separate interrupt input labelled IRQ is available as an input to the 6502 microprocessor array. If you wish to use this feature, you should enter the address to which the program will jump. The IRQ vector is stored in locations 17FE and 17FF.

## 2. Interrogate Machine Status

We have mentioned that after an NMI interrupt in response to the ST key or during the SST mode, the contents of various machine registers are stored in specific memory locations. If you wish to inspect these locations, their addresses are:

00EF = PCL
00F0 = PCH
00F1 = Status Register (P)
00F2 = Stack Pointer (SP)
00F3 = Accumulator (A)
00F4 = Y Index Register
00F5 = X Index Register

## 4.2 USING THE AUDIO TAPE RECORDER

There are two basic operations possible when working with your audio tape system. You may transfer data from the KIM-1 memory and record it on tape. Or, you may read back a previously recorded tape, transferring the data on tape into the KIM-1 memory.

# Recording on Audio Tape

The procedure for recording on audio tape requires that you perform the following steps:

- Clear decimal mode by entering 00 in location 00F1.
   Define an identification number (ID) for the data
   block you are about to record. This two digit number
   is loaded into address 17F9. Don't use ID = 00 or
   ID = FF.
- 2. Define the starting address of the data block to be transferred. This address is to be loaded into locations:

```
17F5 = Starting Address Low (SAL)
17F6 = Starting Address High (SAH)
```

3. Define the ending address as <u>one greater than</u> the last address in the data block to be recorded. The ending address is to be loaded into locations:

```
17F7 = End Address Low (EAL)
17F8 = End Address High (EAH)
```

As an example, assume you wish to record a data block from address 0200 up to and including address 03FF. (All of Pages 2 and 3). You wish to assign an ID number of 06 to this block. Using the KIM-1 keyboard, you should load the data shown into the addresses indicated so that:

```
OOF1 = 00 (Clear Decimal Mode)

17F5 = 00 (SAL)

17F6 = 02 (SAH)

17F7 = 00 (EAL)

17F8 = 04 (EAH)

17F9 = 06 (ID)
```

Note that the ending address must be greater than the starting address for proper operation.

- 4. Assuming that you are using a new cassette on which no data has been stored previously, insert the cassette in the unit and rewind the tape to its start position.
- 5. Select the starting address of the tape record program. This address is 1800.
- 6. Select the Play/Record mode of the audio unit and allow several seconds for the tape to begin to move.
- 7. Press the GO key and the recording process will begin. The display will be blanked for a period and then will relight showing 0000 xx. This means that the data block selected has been recorded.
- 8. You may now stop the tape or allow some additional seconds of blank tape and then stop the unit.

## Loading Data From Audio Tape

The procedure for loading data from an audio tape into the KIM-1 memory requires that you perform the following steps:

- 1. Clear decimal mode by entering 00 in location 00Fl. Define the ID number of the data block to be loaded from tape. The ID number is loaded into address 17F9.
- 2. Select the starting address of the Tape Load program. This address is  $1873_{\ensuremath{\mathrm{HEX}}}.$
- 3. Press the GO key. The KIM-1 system is now waiting for the appearance of data from the tape unit.
- 4. Load the cassette and, presuming you do not know where on the tape the data block is recorded, rewind the tape to its starting position. Check the volume control setting.
- 5. Start the audio tape unit in its Play mode and observe that the tape begins to move.
- 6. Wait for the KIM-1 display to relight showing 0000 xx. This means the data block has been loaded successfully from the tape into the KIM-1 memory. If the display relights with FFFF xx, the correct data block has been found but there has been an error detected during the read operation. If the tape continues to run and the display never relights, the system has not been successful in finding the data block with the specific ID number you requested.

- 7. If in step (1), you had selected an ID = 00, the ID number recorded on the tape will be ignored and the system will read the first valid data block encountered on the tape. The data read from the tape will be loaded into memory address as specified on the tape.
- 8. If, in step (1), you had selected an ID = FF, the ID number recorded on the tape will be ignored and the system will read the first valid data block encountered on the tape. In addition, the data block will be loaded into successive memory locations beginning at the address specified in locations 17F5 and 17F6 (SAL, SAH) instead of the locations specified on the tape.

#### Special Operations with Audio Tape

The KIM-1 system causes data to be recorded on audio tape with a specific format as detailed in Appendix E. Each recorded data block is preceded by a group of synchronizing characters together with an identification code to define the specific block. Data blocks may be of arbitrary length.

With a little care, there is no reason for you not to include a number of recorded data blocks on the same tape. If you are recording blocks in sequence and have not rewound the tape between blocks, you need only specify the parameters of each new block (ID, SAL, SAH, EAH, EAL) and proceed with recording the new block.

If the tape has been rewound, you will need to know the ID number of the last recorded data block. Rewind the tape to its starting point and set up the parameters required to read the last recorded data block. After reading this block, stop the tape and you may now proceed to add a new block or blocks to the tape.

If you wish, you may add voice messages between the recorded data blocks on the tape. The KIM-1 system will ignore these audio messages when the tape is read back. Of course, you will need to install an earphone or speaker in parallel with the KIM-1 audio tape data input pin in order to hear the voice messages.

We do not recommend that you attempt to record data blocks in areas of the tape which have been used previously for recorded data. Variations in tape speed and block lengths can result in overlapping of recorded data which may be read incorrectly by the KIM-1 system.

## 4.3 USING A SERIAL TELEPRINTER

The addition of a serial teleprinter (such as the Teletype Model 33ASR) to work with the KIM-1 system permits a variety of special operations to be performed. In all cases, you define desired operations by depressing the proper keys while simultaneously producing a hard-copy printed record of each operation. If your teleprinter is equipped with a paper tape reader/punch, you may generate or read paper tapes using the KIM-1 system. Using the serial teleprinter, you may perform the following operations:

## Select an Address

Type four hex keys (0 to F) to define the desired address. Next, press the  $\begin{tabular}{ll} SPACE \end{tabular}$  bar.

The printer will respond showing the address code selected followed by a two digit hex code for data stored at the selected address location:

Type: 1234 SPACE

Printer Responds: 1234 AF

showing that the data AF is stored at location 1234.

#### Modify\_Data

Select an address as in the previous section. Now type two hex characters to define the data to be stored at that address. Next type the  $\textcircled{\bullet}$  key to authorize the modification of data at the selected address:

Type: 1234 SPACE

Printer Responds: 1234 AF

Type: 6D •

Printer Responds: 1235 B7

Note that the selected address (1234) has been modified and the system increments automatically to the next address (1235).

Note: Leading zero's need not be entered for either address or data fields: For example:

EF SPACE selects address OOEF

E SPACE selects address 000E

A enters data OA

enters data 00 (etc.)

## Step to Next Address

Type  $\overline{\texttt{CR}}$  to step to the next address without modifying the current address:

See Printed:

1234 AF

Type:

(CR)

Printer Responds:

1235 B7

Type:

(CR)

Printer Responds:

1236 C8

(etc.)

# Step to Preceeding Address

Type (LF) to step back to the preceeding address:

See Printed:

1234 AF

Type:

LF

Printer Responds:

1233 9D

Type:

(LE

Printer Responds:

1232 8E

(etc.)

# Abort Current Operation

Type (RUB) to terminate the current operation. The prompting message will be printed ("KIM") indicating that a new operation may proceed:

Type:

1264

RUB OUT

Printer Responds:

KIM

xxxx xx

Type:

1234

SPACE

Printer Responds:

1234 AF

In the example, the (OUT) key is used to correct an erroneous address selection.

Note: The key must be depressed after each depression of the KIM-1 reset key in order to allow the operating program to define the serial bit rate for the teleprinter.

# Load Paper Tape

Paper Tapes suitable for use with the KIM-1 system are generated using the format shown in Appendix F. To read such a tape into the KIM-1 system, proceed as follows:

- 1. Load the punched paper tape on to the tape mechanism
- 2. Type 🕒
- 3. Activate the paper tape reader

The paper tape will advance and data will be loaded into addresses as specified on the tape. A printed copy of the data read will be generated simultaneously with the reading of the paper tape.

Check-sums are generated during the reading of the paper tape and are compared to check-sums already contained on the tape. A check-sum error will cause an error message to appear in the printed copy.

## Punch Paper Tape

The KIM-1 system can be used to punch paper tapes having the format described in Appendix F. The procedures for generating these tapes is as follows:

- 1. Define the starting address and ending address of the data block to be punched on the paper tape.
- 2. Load blank paper tape on the punch unit and activate the punch.

Type:		17F7	SPACE
See Printed:	17F7 xx		
Type:		$\mathbb{F}\mathbb{F}$	
See Printed:	17F8 xx		
Type:		030	
See Printed:	17F9 xx		
Type:		200	SPACE
See Printed:	0200 xx		

You have now loaded the ending address (03FF) into address locations 17F7 (EAL) and 17F8 (EAH). The starting address (0200) is selected as shown.

# 3. Now type @

The paper tape will advance and punching of the data will proceed. Simultaneously, a printed record of the data will be typed.

# <u>List Program</u>

A printed record of the contents of the KIM-1 memory may be typed. The procedure is the same as for punching paper tape except that the punch mechanism is not activated.

#### Execute Program

To initiate execution of a program using the TTY keyboard, the following procedures should be followed:

- 1. Enter the starting address of the program
- 2. Type (G)

For example, to begin program execution from address location 0200:

Type: 200 SPACE

See Printed: 0200 xx

Type: 6

Program execution begins from location 0200 and will continue until the ST or RS keys of the KIM-1 module are depressed. The single step feature may be employed while in the TTY mode.

#### CHAPTER 5

#### LET'S TRY A REAL APPLICATION

It is not practical in this manual to describe every possible application or programming technique. However, now that you have become familiar with the basic elements and operating procedures of the KIM-1 system, this section will show you how to apply what you have learned in a simple but realistic application example.


Our example will involve the generation of a variable frequency square wave which will be connected to a speaker to produce an audible tone. The frequency of the tone will be selected using a set of seven toggle switches. We will proceed through the example by defining the interface, writing and entering the program, and executing the program. Finally, we will study a series of program debugging techniques which will be useful to you for any new program you may write.


## 5.1 DEFINING THE INTERFACE

You will recall that a group of 15 I/O pins are brought to the Application connector from the 6530-003 array. The logic and circuit details concerning these I/O pins are described in Appendix H and in Section 1.6 of the Hardware Manual ("Peripheral Interface/Memory Device - - MCS 6530").

For our application example we will use eight of these I/O pins. One pin  $(PA\emptyset)$  will be used as an output line to supply a square wave to a driver circuit and speaker. The other seven I/O pins (PAI) to PA7 are defined as input points with a SPST toggle switch connected to each. Figure 5-1 shows the circuit configuration for this example. Note that the remaining seven I/O pins (the PB port) are not used for this problem.

For the switches connected to the input pins, we would like the sense of the switch to be defined as a logic "0" when open and a logic "1" when closed. By connecting the switches to ground, we are producing exactly the opposite sense and must remember to complement the switch states with software when we write our program. Also, we must define now that the switch at PAI is to be the LSB (least significant bit) and the switch at PA7 is to be the MSB (most significant bit) of the seven bit binary word formed by all seven switches. In this way, the state of the switches can define a binary number from zero (all switches open) to 127 DEC (all switches closed).






(THE B PORT IS NOT USED IN THIS EXAMPLE APPLICATION)

Speaker Application FIGURE 5.1

#### 5.2 WRITING THE PROGRAM

Having defined the interface for our application, we may proceed now to write our program. The effort proceeds in four stages:

- 1. Generate a flow chart
- 2. Generate assembly language code
- 3. Analyze the program
- 4. Generate machine language code



Briefly, our flow chart shows a first step of system initialization. During this step, we must define the I/O configuration of the system in that pin PAØ becomes the output to the speaker and that pins PAI to PA7 become inputs from the seven switches.

After initialization, a loop is set up which begins by inverting the state of PAØ (Toggle PAØ). Next, the state of the switches is read and the data is complemented to produce the correct "sense" from the switches. The value so read is used to define a delay before returning to the start of the loop and again toggling the state of PAØ. A little thought will show that this loop will produce a square wave with a frequency determined by the setting of the seven switches.

## Assembly Language Program

Our next task is to convert the simple flow chart into a program. The program is first written in "Assembly Language". You should refer to your Programming Manual to become familiar with all of the possible 6502 instructions (especially see Appendix B; Instruction Summary). Figure 5-2 shows the application example programmed in assembly language.

LABEL	OP CODE	OPERAND	MACHINE CYCLES	COMMENTS
INIT	LDA	#\$01	2	Define I/O 0=Input 1=Output
	STA	PADD	4	PADD = PORT A DATA DIRECTION REG.
START	INC	PAD	6	Toggle PAØ, PA1-PA7 Inputs not affected
RE AD	LDA	P AD	4	READ switches into accumulator
	EOR	#\$FF	2	Complement switch value
	LSR	A	2	Shift Accumulator 1 bit to right
	TAX		2	Transfer final count into X-Index
DELAY	DEX		2	Delay by an amount specified
	BPL	DELAY	3,2	By the count in the X-Index
	BMI	START	3	Go To START
PADD	=\$1701			Define absolute address of Data Direction Reg. A
PAD	=\$1700			Define absolute address of Data Reg. A

Assembly Language Listing FIGURE 5.2


You will note that each line of the program is broken into several fields:

- A label field permitting you to assign a "name" to a specific location in the program.
- An Operation Code field (Op Code) in which the exact instruction to be executed is defined.
- An Operand Field where the exact data required by the instruction is defined together with certain symbols defining addressing modes or data formats. Symbols encountered generally in MOS Technology, Inc. manuals are:
  - # Immediate Addressing
  - \$ Hex Code
  - @ Octal Code
  - % Binary Code
  - ' ASCII literal
  - = Equates a label to a value
- A Machine Cycle field defining the total number of machine cycles required to execute an instruction. (This information is derived from Appendix B of the Programming Manual).
- A Comment Field where the programmer may define the intent of specific program steps.

#### Program Analysis

The inclusion of the "machine cycle" information of the program chart (Figure 5-2) allows us to analyze the exact timing relationships involved in our program example. Note that the KIM-1 system operates from a fixed frequency (1 MHz) oscillator with each machine cycle being l $\mu$ s. Therefore, an instruction like "INC PAD" which requires 6 machine cycles will be executed in a 6 $\mu$ s period.

By counting the total machine cycles occurring between each toggle of PAØ, an equation for the square wave frequency can be developed. The actual frequency is determined by the position of the seven switches, the number of machine cycles between each toggle of PAØ, and the basic clock rate (1 MHz) of the KIM-1 system. Figure 5-3 shows the waveform of the PAØ square wave and the derived equations for computing the exact frequency.



$$FREQ = \frac{1}{T} = \frac{10^6}{46 + 10 \cdot CNT} CPS$$

NOTE: CNT EQUALS THE VALUE IN X-INDEX WHICH WAS CALCULATED FROM THE SEVEN SWITCHES 0≤ CNT ≤ 127

Square Wave Output FIGURE 5.3

## Machine Language Coding

Our next problem is to convert our assembly language program into a program written in "machine language". The quickest and most foolproof method for accomplishing this conversion is by using the MOS Technology, Inc. Assembler (available for use on the time share services of United Computing Systems, Inc.). If you choose not to use this method, you will need to convert your source program to machine code using "paper-and-pencil" techniques.

You should proceed by constructing a table similar to that shown in Figure 5-4.

	IN	STRUCTIO	N	S	OURCE CODE	
ADDRESS	BYTE 1	BYTE 2	BYTE 3	LABEL	OP CODE	OPERAND
Ø2ØØ	A9	Ø1		INIT	LDA	#\$01
Ø2Ø2	8D	ø1	17		STA	PADD
Ø2Ø5	EE	ØØ	17	START	INC	PAD
Ø2Ø8	AD	ØØ	17	READ	LDA	PAD
Ø2ØB	49	FF			EOR	#\$FF
Ø2ØD	4A				LSR	A
Ø2ØE	AA				TAX	
Ø2ØF	CA			DELAY	DEX	
Ø21Ø	1Ø	FD			BPL	DELAY
Ø212	3Ø	F1			BMI	START
Ø214						

Machine Language Code Table FIGURE 5.4

The source code contained in your assembly language program (Figure 5-2) is entered into the table first. A column is provided to allow you to define the specific address at which an instruction is located. The Instruction column provides space for defining one, two, or three byte instructions. (Please refer to Appendix B of the Programming Manual or to your Programming Card for specific Op Codes).

As an example, the first source instruction is LDA #\$01 which, when translated, means load the accumulator with the byte stored in the next program location (hex 01). This is the "immediate" addressing mode defined by the "#" symbol. The Op Code for LDA# is A9. This value is entered in the first column under the heading, Instruction. The next column contains the hex 01 value defined by the source statement. The initial address for the program is inserted in the "Address" column as 0200 (an arbitrary selection). The total instruction LDA #\$01 now occupies address locations 0200 and 0201.

The next available address is 0202 which is inserted in the "Address" column for the next source instruction. In this manner, you will proceed through all of the source statements decoding each and entering one, two, or three bytes of machine code as required in the "Instruction" column. The "Address" column will contain the address of the first byte of machine code (the Op Code) for each source statement.

In cases where the operand of the source statement is a symbol, the address to which the symbol has been equated should be filled in as the proper machine code. For example, the source statement "INC PAD" requires the incrementing of data stored at a location "PAD" defined in our assembly programs to have the address: PAD = 1700. Therefore, the address 1700 is entered as the second and third bytes of the source statement "INC PAD". (See Figure 5-4). Note also that when entering an address, such as 1700, the low order byte (00) is entered first and immediately after the Op Code and the high order byte (17) is entered next as the third byte of the instruction.

When dealing with branch instructions (BPL, BMI, etc.), you will need to calculate the exact value of the offset which may be either positive (branch forward) or negative (branch backward). You should refer to Section 4.1.1 of the Programming Manual to explore "Basic Concept of Relative Branching." As an example, the source statement "BMI START" (See Figures 5-2 and 5-4) requires a branch backward by (-15) locations to the address labelled "START" (from address 0213 backward to 0205 inclusive).

(The 2's complement of the -15 displacement is  $\mathrm{Fl}_{\mathrm{HEX}}$  which you should insert at location 0212). Had the branch been to a forward location the positive value of the offset would be inserted rather than the 2's complement value.

## 5.3 ENTERING THE PROGRAM

With the program now reduced to machine language code, you may enter the program address and data codes listed in Figure 5-4 following the procedures detailed in Section 2.4. The procedure for entering the program is as follows:

Press Keys		See On Display
AD 0	2 0 0	0200 xx
DA	A 9	0200 A9
+	0 1	0201 01
+	8 D	0202 8D
+	0 1	0203 01
+	1 7	0204 17
+	EE	0205 EE
+	0 0	0206 ØØ
+	1 7	0207 17
+	AD	0208 AD
+	0 0	0209 ØØ
+	1 7	020A 17
+	4 9	020В 49
+	FF	020C FF
+	4 A	020D 4A
+	AA	020E AA
+	CA	020F CA
+	1 0	0210 10
+	F D	0211 FD
+	3 0	0212 30
+	F 1	0213 F1

Key Sequences: Enter Program FIGURE 5.5

#### 5.4 EXECUTING THE PROGRAM

With the program entered, you may proceed to program execution. First, if the  $\overline{\text{NMI}}$  vector has not been defined previously, enter the vector as follows:

Press Key	<u>s</u>	See Displayed
AD 1	7 F A	17FA xx
DA	0 0	17FA 00
+	1 C	17FB 1C

This procedure insures that the starting address of your program (0200) and begin execution as follows:

<u>Press Keys</u>	See Displayed
AD 0 2 0 0	0200 A9
GO	(Dark)

The program will now execute. If your seven selector switches all are open, you will probably hear no sound from the speaker because the square wave frequency is too high. If all selector switches are closed, you will hear in the speaker the lowest frequency that can be generated with the program as currently written. You may experiment with other combinations of switch settings to hear a variety of tones from the speaker.

Depression of the state key will cause the program execution to stop (the tone will terminate) and the KIM-1 display will relight. The display will show the address and data for the next instruction to be executed (probably 020F or 0210 since this is the delay loop where the program spends most of its running time).

#### 5.5 PROGRAM DEBUGGING AND MODIFICATION

If your program did not execute correctly, you would follow a debugging procedure involving the following steps:

# Step 1: List the Program

First make sure you have entered the program steps correctly. Select the starting address ( AD 0 2 0 0 ) and observe that the correct data (A9) is displayed. Now, using the + key, step through the remaining program locations checking for the correct data stored in each location.

# Step 2: Single Step the Program

Follow the procedures listed in Section 5-4 for program execution but before depressing the GO key, place the SST slide switch in the ON position. Now, press the GO key and the first instruction will be executed. The display will relight indicating that the operating program is again in control of the system. The address displayed will be the address of the first byte of the next instruction to be executed. You may press the GO key again to execute the next instruction or you may choose to investigate changes in the contents of machine registers stored in selected memory locations (See Figure 3-13). The procedure detailed in Figure 5-6 gives a good indication of the various operations you may wish to perform in the SST mode.

#### Step 3: Check the I/O Operations

If program entry has been verified and program execution in the SST mode appears to be normal, you may wish to verify the correct operation of your specific I/O configuration.

You should recall that writing to or reading from any I/O port is the same as reading from or writing to any other memory location in the system. Therefore, if you select the address of an I/O port, the KIM-1 display will show you the hex code for the data being read from that address and thus, directly indicate the state of each I/O pin in the port. For example, the

address of the I/O port used for your sample program is 1700.

Press AD 1 7 0 0 and the display will show the hex code corresponding to the settings of your selector switches.

If you change the positions of your selector switches, you will see the hex code change in the data field of the display.

Now, leave the same address (1700) selected and press the DA key. If you press any of the hex keys o to F, you will write the data to the I/O port (1700). Since seven of the pins of this I/O port are defined as inputs, only one (PAØ) will act as an output and will respond to the data entered by you from the keyboard. Try alternating rapidly between the o and keys and you should hear clicking in the speaker indicating that you are successfully toggling the PAØ pin.

This concept of using the KIM-1 keyboard and display to exercise and verify the operation of I/O ports is a generally useful technique for debugging the hardware portions of most specific applications.

Press Keys	See Displayed	Comments
AD 0 2 0 0	0200 A9	Select first instruction address
SST X N	0200 A9	Set SST to ON; All selector switches open
GO	0202 8D	Accumulator now loaded with \$01
GO	0205 EE	PADD now loaded
GO	0208 AD	PAØ now toggled
GO	020B 49	Switch values (PA1-PA7) now loaded
GO	020D 4A	Accumulator now complemented
GO	020E AA	Accumulator now right shifted 1 Bit
AD 0 0 F 3	00F3 xx	Display Accumulator
+	00F4 xx	Display Y - INDEX
+	00F5 00	Display X - INDEX
PC	020E AA	Restore PC (TAX will execute next)
GO	020F CA	Accumulator now loaded in X-INDEX
AD 0 0 F 3	00F3 00	Display Accumulator
+	00F4 xx	Display Y-INDEX
+	00F5 00	Display X-INDEX (A=0→X)
PC	020F CA	Restore PC
GÓ	0210 10	DEX now completed
AD 0 0 F 5	00F5 FF	Display X-INDEX (X<0)
PC	0210 10	Restore PC
GO	0212 30	No branch (Result of DEX <u>not</u> positive)
GO	0205 EE	Branch (Result of DEX <u>is</u> negative).

SST Mode: Sample Operation FIGURE 5.6

•			

#### CHAPTER 6

#### **EXPANDING YOUR SYSTEM**

In earlier sections you have learned that the MCS 6502 Microprocessor Array is capable of directly addressing up to 65,536 locations (bytes) of memory. (Usually abbreviated to 65K where "K" for the remainder of this section is to mean 1024 memory locations). In this section, we will discuss first the techniques for adding memory or I/O locations to the system and next, the proper handling of interrupt vectors in an expanded system.

# 6.1 MEMORY AND I/O EXPANSION

In the KIM-1 system, the management of input/output data is handled exactly the same as transfers to or from any other memory location in the system. There are no instructions dealing specifically with input/output transfers. Instead, transfer of data is accomplished by reading from or writing to registers connected to the data bus and to I/O pins in specific I/O interface devices (such as the 6530 array). These registers have a specific address in the system just as does any other memory location. Therefore, when we speak of expanding the memory of the KIM-1 system, we are defining the methods for expanding both the real memory (RAM, ROM, PROM, etc.) as well as the I/O ports since they are both treated exactly alike as far as address assignments are concerned.


The first and most easilly implemented memory expansion is the addition of up to 4K of memory space. You will recall that the lowest 8K memory locations are defined by an address decoder included on the KIM-1 module, (Device U4 on the schematic). The eight outputs of this decoder (KØ to K7) each define a 1K block of addresses in the lowest 8K of the memory map. Three of the outputs (K5, K6, K7) are used to select ROM, RAM, I/O and Timer locations on the two 6530 arrays while a fourth (KØ) is used to select the 1024 locations of the static RAM memory. The remaining four outputs (K1, K2, K3, K4) are not used on the KIM-1 module but instead, are brought out to the Expansion connector for use as chip selects for memory or I/O additions.

Figure 6-1 shows the proper method for deriving the four chip select signals for the additional 4K of memory. Note that one of input pins of the decoder (D) was brought out to the Application Connector. It was this pin which we asked you to connect to ground in Chapter 2 of this manual. As long as this point remains connected to ground, the decoder will always select the lowest 8K addresses of the memory field regardless of the state of AB13, AB14, and AB15.


If you wish to expand the memory and I/O address space beyond the lower 8K addresses, you must arrange to de-select the lower 8K memory block while selecting some other 8K block. One suggested method for expanding beyond the lower 8K space is shown in Figure 6-2.

Note that the three high order address bits (AB13, AB14, AB15) are connected to a decoder. The eight outputs of the decoder act to divide the total 65K memory space into eight blocks of 8K each (8KØ, 8K1, etc.). Now, the 8KØ output may be returned as the fourth input (D) to the decoder (U4) on the KIM-1 module causing the proper selection and de-selection of this block within the total address space. The remaining seven outputs (8K1 to 8K7) may be used to select and de-select the additional decoders shown in Figure 6-2. You need add only as many decoders (one for each 8K block of memory) as you need for your desired memory expansion.

A word of caution is in order when you decide to add memory to your system. You have noticed the inclusion of the line receivers for the AB10, AB11, and AB12 signals, (See Figure 6-2). These devices are included because of loading limitations placed on the address bus lines of the 6502 array (Each such line is capable of driving one standard TTL load and 130pf of capacity. See Appendix G).



4K Expansion FIGURE 6.1



65K Expansion FIGURE 6.2

Before deciding how to expand your system, we recommend a careful study of all of the loading limitations of the KIM-1 signals since almost certainly you will require additional buffering circuits if correct operation is to be achieved.

#### 6.2 INTERRUPT VECTOR MANAGEMENT

We have referred several times in earlier sections to the interrupt features of the 6502 Microprocessor Array. We suggest now a careful reading of Section 9 of the Programming Manual for the subject "Reset and Interrupt Considerations".

In summary, there are three possible types of interrupt: Reset, NMI, and IRQ. Each will occur in response to an activation of one of the three pins of the 6502 array (RST, NMI, IRQ). In response to these inputs, the 6502 array will fetch the data stored at a specific pair of addresses and load the data fetched into the program counter. The addresses are hardware determined and not under the control of the programmer. The specific addresses for each type of interrupt are:

FFFA, FFFB -  $\overline{\text{NMI}}$  Vector FFFC, FFFD -  $\overline{\text{RST}}$  Vector FFFE, FFFF -  $\overline{\text{IRQ}}$  Vector

You will note that these addresses define the highest six locations in the 65K memory map.

In the KIM-1 system, three address bits (AB13, AB14, AB15) are not decoded at all. Therefore, when the 6502 array generates a fetch from FFFC and FFFD in response to a RST input, these addresses will be read as 1FFC and 1FFD and the reset vector will be fetched from these locations. You now see that all interrupt vectors will be fetched from the top 6 locations of the lowest 8K block of memory which is the only memory block decoded for the unexpanded KIM-1 system.

It is typical in any system to store the interrupt vectors in ROM so that they are immediately available after power-on. However, it is desirable that for the  $\overline{\text{NMI}}$  and  $\overline{\text{IRQ}}$  interrupts, the programmer be allowed to define as a variable the exact vector to which these interrupts will direct the system. Accordingly, the  $\overline{\text{NMI}}$  and  $\overline{\text{IRQ}}$  vector locations contain an indirect jump instruction referencing a RAM location into which the programmer will store the specific vector for the two types of interrupt. In the KIM-1 system, locations 17FA and 17FB contain the actual  $\overline{\text{NMI}}$  vector and 17FE with 17FF contain the actual  $\overline{\text{IRQ}}$  vector. The  $\overline{\text{RST}}$  vector is not handled in this manner and always directs the system to the first step of the power-on initialization routine.


But what happens if we expand our memory above the lowest 8K block included in the KIM-1 system? Recall that we now must use AB13, AB14, and AB15 to decode the additional address locations of the memory. By so doing, the interrupt vector locations are no longer located in the K7 memory block since the decoder (U4) is de-selected in response to the addresses generated by the 6502 array in fetching the interrupt vectors (FFFA for example). We would have the same problem even in an unexpanded system if we wished to use a RST vector and initialization routine different than what the KIM-1 system provides and if the RST vector was to be located in a 1K block lower than K7 (KØ for instance).

The solution to this dilemma is to generate logically a special signal for interrupt select. Referring to Figure 6-2, a special signal called "Vector Select" is created to define the highest 1K memory block (K65). The fetch of any interrupt vector will cause this signal to go low "Select". Assuming that the K65 state is not used to select RAM, this signal may be "wire-or'd" with any one of the other "K" signals (KØ to K64) to define exactly which 1K block is to contain the interrupt vectors.

As an example, assume that you have connected the K65 "Vector Select" line to the KØ line. When a RST occurs, the 6502 array generates a fetch from locations FFFC and FFFD. These addresses cause K65 to be selected which, in turn, accesses the KØ field of the memory and causes the actual fetch of the RST vector from locations 03FC and 03FD. (Had you chosen to connect K65 to K7, the fetch of the reset vectors would occur from locations 1FFC and 1FFD).

In this way, the highest six addresses of any 1K block of memory may be used to supply the interrupt vectors for the system. If desired, a switch could be installed to allow you to select different areas of memory as the source locations for the interrupt vectors. (By the way, we selected the 75145 type decoders in Figure 6-2 specifically to allow the "wire-or" of K65 with any other K. This is possible because the 75145 decoder is provided with open-collector outputs which allows "wire-or" of several states using an external load resistor.)

An even simpler arrangement using the "Vector Select" approach is shown in Figure 6-3. Here, the KIM-1 system is assumed to have only the lower 8K of memory in place. The address decoder (U4) is de-selected using the AB15 signal which becomes "true" whenever an interrupt vector fetch is initiated by the system. The same signal (AB15) is inverted and "wire-or'd" through a switch to the KØ or the K7 chip select lines. Now, depending upon the position of the switch, interrupt vectors will be fetched from the top 6 addresses of either block KØ or K7. KØ in the KIM-1 system is the RAM and K7 is the ROM in the 6530-002 array (the operating program). In this way, you may have two different sets of interrupt vectors in your system and may select which set is to be used with a simple switch.



Vector Selection FIGURE 6.3

#### CHAPTER 7

# WARRANTY AND SERVICE

Should you experience difficulty with your KIM-1 module and be unable to diagnose or correct the problem, you may return the unit to MOS Technology, Inc. for repair.

#### 7.1 IN-WARRANTY SERVICE

All KIM series Microcomputer Modules are warranted by MOS Technology, Inc. against defects in workmanship and materials for a period of ninety (90) days from date of delivery. During the warranty period, MOS Technology, Inc. will re; air or, at its option, replace at no charge components that prove to be defective provided that the module is returned, shipping prepaid, to:

KIM Customer Service Department MOS Technology, Inc. 950 Rittenhouse Road Norristown, Pennsylvania 19401

This warranty does not apply if the module has been damaged by accident or misuse, or as a result of repairs or modifications made by other than authorized personnel at the above captioned service facility.

No other warranty is expressed or implied. MOS Technology, Inc. is not liable for consequential damages.

#### 7.2 OUT-OF-WARRANTY SERVICE

Beyond the ninety (90) day warranty period, KIM modules will be repaired for a reasonable service fee. All service work performed by MOS Technology, Inc. beyond the warranty period is warranted for an additional ninety (90) day period after shipment of the repaired module.

#### 7.3 POLICY ON CHANGES

All KIM series modules are sold on the basis of descriptive specifications in effect at the time of sale. MOS Technology, Inc. shall have no obligation to modify or update products once sold. MOS Technology, Inc. reserves the right to make periodic changes or improvements to any KIM series module.

#### 7.4 SHIPPING INSTRUCTIONS

It is the customer's responsibility to return the KIM series module with shipping charges prepaid to the above captioned service facility.


For in-warranty service, the KIM module will be returned to the customer, shipping prepaid, by the fastest economical carrier.

For out-of-warranty service, the customer will pay for shipping charges both ways. The repaired KIM module will be returned to the customer C.O.D. unless the repairs and shipping charges are prepaid by the customer.

Please be certain that your KIM module is safely packaged when returning it to the above captioned service facility.

# APPENDIX A

ITEM	PART	QTY.	DESCRIPTION
1.	U1	1	6502 Microprocessor
2.	U2	1	6530 ROM RAM I/O Chip-0.2
3.	U3	1	6530 ROM RAM I/O Chip-03
4.	U5 through U12	8	6102 RAM 500ns Acc,Øns
5.	U18 through U23	6	7 SEG .3" Red Display
6.	U25	1	556 Timer IC
7.	U27	1	565 Phase Lock Loop
8.	U28	1	311 Comparator
9.	U24	1	74145 BCD Decoder IC
10.	U13 & U14	2	74125 TRI STATE Buffer
11.	U15	1	7400 Quad Nand IC
12.	U16	1	7404 Hex Inverter IC
13.	U17	1	7406 Hex Inv. O/C IC
14.	U26	1	7438 Quad Nand O/C IC
15.	CR1,2,3,4,&8	5	20 MA. 50v Diode - IN914
16.	CR5, CR6	2	1A 50v Diode - IN4001
17.	CR7	1	6.2v ½w Z. Diode - 1N4735
18.	Q7	1	NPN Transistor B>20, VCE>12 - 2N5371
19.	Q1 through Q6	6	PNP Transistor B>20, VCE>6 - 2N5375
20.	R24 & R25	2	47K $\Omega$ ±10% $\frac{1}{4}$ w Resistor
21.	R1,2,3,4, & 6	5	$3.3$ K $\Omega$ $\pm 10$ % $^{1}_{4}$ w Resistor
22.	R34 & R50	2	$2.2 \mathrm{K}\Omega$ $\pm 10\%$ $^{1}_{4}$ w Resistor
23.	R12-R17, R41-R46	12	$1.0$ K $\Omega$ $\pm 10$ % $^{1}_{4}$ w Resistor
24.	R35 through R40	6	$560$ Ω $\pm 10$ % $\frac{1}{4}$ w Resistor
25.	R18-R23, R47	7	$220\Omega$ $\pm 10\%$ $^{1}_{4}$ w Resistor
26.	R33	1	$47\Omega$ ±10% $\frac{1}{4}$ w Resistor
27.	R52	1	5 Meg. ±10% ¼w Resistor
28.	R51	1	30KΩ ±5% ¼w Resistor
29.	R7,R8,R9,R10&R11	5	10KΩ ±5% ¼w Resistor
30.	R48, R49	2	150Ω ±5% ½w
31.	R26 through R32	7	82Ω ±5% ½w
32.	VR1	1	5KΩ Poțentiometer
33.	C2, C3, C6	3	.22±10% uf.>12 wv. cap
34.	C1, C4	2	luf+80-10%>12WV Cap
35.	C5	1	.33 uf±10%>12WV Cap
36.	C7,C8,C15,C16,C17	5	.1uf+80-10%>12WV Cap
37.	C9, C10, C11	3	.0068uf±10%>12WV
38.	C12	1	.047uf±10%>12WV
39.	C13	1	.022uf±10%>12WV
40.	C14	1	.001uf±10%>12WV
41.		1	44 Pin Edge Conn. (Vector #R644)
42.	X1	1	1 MHz XTAL
43.		1	PCB.
44.		1	24 Key KBD
45.		6	Rubber Pads
46.		1	Shipping Bag (Static Free)
47. 48.	,	1	Shipping Box
48.		1	Hardware Manual
50.		1	Software Manual
		1	KIM Manual
51.		1	Warranty Card
52.		1	Wall Chart
53.		2	#2 x ¼ SS Screws (Keyboard)
54.	710	1	Program Card
55.	C18	1	10pf CAP
56.	R53	1	330K 4w Resistor
57.	U4	1	74LS145 BCD Decoder 1C



#### APPENDIX C

#### IN CASE OF TROUBLE

# SYMPTOM: Display Not Lit

- 1. Test +5 volt power supply. Using a VOM check for +5 volts between Pin E-21 and E-22. Also check for +5 volts between Pin A-A and Pin A-1. KIM-1 power supply should be set at  $+5v \pm 5\%$ .
- 2. Test KB/TTY option wiring (Figure 2-4). Pin A-21 should not be connected to Pin A-V.
- 3. Make sure decoder is enabled. See Figure 2-2 and insure that Pin A-K is connected to ground.
- 4. Depress the reset key and check all other keys to insure that no key is stuck.
- 5. Place a VOM between Pin E-21 (+5v) and Pin E-7 (Reset).

  Alternately depress and release the reset key checking to see if the voltage swings from (>4v) to (<1v).
- 6. Test Pin E-V  $(\emptyset_2)$  with an oscilloscope and insure 1 MHz operation.


# SYMPTOM: Cannot Dump to Audio Tape Cannot Load From Audio Tape

- 1. Test +12 volt power supply. Using a VOM check for +12 volts between Pin A-N (+12v) and Pin A-1 (GND). Set power supply to +12v  $\pm$  5%. (See Figure 2-2).
- Check volume control on the tape recorder (Set at half way point).

- 3. Make sure that you are using the proper tape output pin. See Figure 2-3.
- 4. Check the tape interface circuit by disconnecting the tape recorder and shorting Pin A-P (Audio Out High) to Pin A-L (Audio In). Set up KIM-1 monitor to dump a section of memory. Using an oscilloscope observe data at Pin E-X (PLL TEST). See Appendix E for correct data format and calibration procedure.
- 5. Record voice on a section of tape and play it back to insure that the tape recorder is working. Connect another tape recorder to the system or try another cassette.
- 6. Make sure Status Register (Location 00F1) has been loaded with data value "00".
- 7. Make sure Tone Control is set to High.

# SYMPTOM: TTY Interface Problems

- 1. Make sure that Pin A-21 is connected to Pin A-V (Figure 2-4) to allow TTY operation.
- 2. Compare the connections on Figure 2-4 with interface schematics in your TTY manual ( or any other serial teleprinter ).
- 3. Depress the reset key on the KIM-1 keyboard followed by a rub out character from the TTY.



Suggested Power Supply

Q2 LM78LI2 REG

#### APPENDIX E

#### AUDIO TAPE FORMAT

Data is stored out onto your audio cassette recorder in a specific format designed to insure an error free recovery. In the unlikely event that a playback error does occur, several "ERROR DETECTION" methods are incorporated to warm you of this condition.


Data is transmitted to the tape recorder in the form of serial "ASCII" encoded characters (seven data bits plus Parity bit). Data retrieved from the memory is converted into this form by separating each byte into two half bytes. The half bytes are then converted into their ASCII equivalents.

Each record transmitted begins with a leader of one hundred "SYN" characters (ASCII 16) followed by a \* character (ASCII 2A). During playback, this pattern allows your micro-computer to detect the start of a valid data record and synchronize to the serial data stream. Following the \*, the record identification number (ID), and starting address low (SAL) and the starting address high (SAH) are transmitted. The data specified by the starting (SAL, SAH) and ending limits (EAL, EAH) is transmitted next followed by a "/" character (ASCII 2F) to indicate the end of the data portion of the record. Following the "/" two "CHECK-SUM" bytes are transmitted for comparison with a calculated check-sum number during playback to further insure that a proper data retrieval has taken place. Two "EOT" characters (ASCII 04) mark the end of record transmission.

Each transmitted bit begins with a 3700 hertz tone and ends with a 2400 hertz tone. "Ones" have the high to low frequency transition at one-third of the bit period. "Zeros" have the transition at two-thirds of the period. During playback the 565 phase locked loop locks to, and tracks these two frequencies producing (through the 311 comparator) a logic "1" pulse of one-third the bit period for a "One". A pulse two thirds the bit period is likewise produced for a "Zero". Your microcomputer uses a software controlled algorithm for converting this signal into eight bit data words.

The frequency shift keyed phase lock loop method of data recovery is relatively insensitive to amplitude and phase variations. The "FREE RUNNING" frequency of the phase lock loop has been adjusted at the factory to a frequency half way between the two data frequencies (called the Center Frequency). This adjustment is accomplished by strapping Pin A-P (Audio Out High) to Pin A-L (Audio In). A program starting at address 1A6B<sub>HEX</sub> provides the center frequency reference that allows the loop to be adjusted by potentiometer VR1. Pin E-X (PLL TEST) is monitored with a voltmeter while the pot is rotated until the voltmeter reading is at the transition point between a logical "1" (+5v) and "0" (GND).

THIS ADJUSTMENT HAS BEEN FACTORY PRESET AND SHOULD ONLY REQUIRE ADJUSTMENT DUE TO COMPONENT REPLACEMENT!



Audio Tape Format FIGURE E-1

#### APPENDIX F

#### PAPER TAPE FORMAT

The paper tape LOAD and DUMP routines store and retrieve data in a specific format designed to insure error free recovery. Each byte of data to be stored is converted to two half bytes. The half bytes (whose possible values are  $\emptyset$  to  $F_{\mbox{HEX}}$ ) are translated into their ASCII equivalents and written out onto paper tape in this form.

Each record outputted begins with a ";" character (ASCII 3B) to mark the start of a valid record. The next byte transmitted  $(18_{\rm HEX})$  or  $(24_{10})$  is the number of data bytes contained in the record. The record's starting address High (1 byte, 2 characters), starting address Lo (1 byte, 2 characters), and data (24 bytes, 48 characters) follow. Each record is terminated by the record's check-sum (2 bytes, 4 characters), a carriage return (ASCII OD), line feed (ASCII  $\emptyset$ A), and six "NULL" characters (ASCII  $\emptyset$  $\emptyset$ ).

The last record transmitted has zero data bytes (indicated by  $;\emptyset\emptyset$ ). The starting address field is replaced by a four digit Hex number representing the total number of data records contained in the transmission, followed by the records usual check-sum digits. A "XOFF" character ends the transmission.

;180000FFEEDDCCBBAA0099887766554433221122334455667788990AFC ;0000010001 During a "LOAD" all incoming data is ignored until a ";" character is received. The receipt of non ASCII data or a mismatch between a records calculated check-sum and the check-sum read from tape will cause an error condition to be recognized by KIM. The check-sum is calculated by adding all data in the record except the ";" character.

The paper tape format described is compatible with all other MOS Technology, Inc. software support programs.

# APPENDIX G

# 6502 CHARACTERISTICS

# Clocks ( $\emptyset_1$ , $\emptyset_2$ )

The MCS 6502 is supplied with an internal clock generator. The frequency of this clock is crystal controlled.

# Address Bus $(A_0-A_{15})$

These outputs are TTL compatible, capable of driving one standard TTL load and 130pf.

# Data Bus $(D_0-D_7)$

Eight pins are used for the data bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130pf.

# Ready (RDY)

This input signal allows the user to single cycle the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one  $(\emptyset_1)$  will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two  $(\emptyset_2)$  in which the Ready signal is high. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. 2 cycle) Direct Memory Access (DMA). If Ready is low during a write cycle, it is ignored until the following read operation.

# Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state(for control to the memory vector) located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized.

A  $3 \text{K}\Omega$  external register should be used for proper wire-OR operation.

# Non-Maskable Interrupt $(\overline{NMI})$

A negative going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.

NMI is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for  $\overline{\text{IRQ}}$  will be performed, regardless of the state of the interrupt mask flag. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively. The instructions loaded at these locations causes the microprocessor to branch to a non-maskable interrupt routine in memory.

 $\overline{\text{NMI}}$  also requires an external  $3K\Omega$  resistor to Vcc for proper wire-OR operations.

Inputs  $\overline{\text{IRQ}}$  and  $\overline{\text{NMI}}$  are hardware interrupts lines that are sampled during  $\emptyset_2$  (phase 2) and will begin the appropriate interrupt routine on the  $\emptyset_1$  (phase 1) following the completion of the current instruction.

# Set Overflow Flag (S.O.)

This TTL level input signal allows external control of the overflow bit in the Status Code Register.

# SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an Op Code fetch. The SYNC line goes high during  $\emptyset_1$  of an Op Code fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the  $\emptyset_1$  clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

#### RESET

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.


After Vcc reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

# **APPENDIX H**

# 6530 CHARACTERISTICS

The MCS 6530 is designed to operate in conjunction with the MCS 650X Microprocessor Family. It is comprised of a mask programmable  $1024 \times 8$  ROM, a 64  $\times 8$  static RAM, two software controlled 8 bit bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral devices, and a software programmable interval timer with interrupt, capable of timing in various intervals from 1 to 262,144 clock periods.



MCS 6530 Block Diagram FIGURE H.1

# Reset (RES)

During system initialization a Logic "O" on the RES input will cause a zeroing of all four I/O registers. This in turn will cause all I/O buses to act as inputs thus protecting external components from possible damage and erroneous data while the system is being configured under software control. The Data Bus Buffers are put into an OFF-STATE during Reset. Interrupt capability is disabled with the RES signal. The RES signal must be held low for at least one clock period when reset is required.

# Input Clock

The input clock is a system Phase Two clock which can be either a low level clock ( $V_{\rm IL}$  < 0.4,  $V_{\rm IH}$  > 2.4) or high level clock ( $V_{\rm IL}$  < 0.2,  $V_{\rm IH}$  =  $V_{\rm CC}$  +.3).

# Read/Write (R/W)

The R/W signal is supplied by the microprocessor array and is used to control the transfer of data to and from the microprocessor array and the MCS 6530. A high on the R/W pin allows the processor to read (with proper addressing) the data supplied by the MCS 6530. A low on the R/W pin allows a write (with proper addressing) to the MCS 6530.

# Interrupt Request (IRQ)

The IRQ pin is an interrupt pin from the interval timer. This same pin, if not used as an interrupt, can be used as a peripheral I/O pin (PB7). When used as an interrupt, the pin should be set up as an input by the data direction register. The pin will be normally high with a low indicating an interrupt from the MCS 6530.

#### Data Bus (DØ-D7)

The MCS 6530 has eight bi-directional data pins (D $\emptyset$ -D7). These pins connect to the system's data lines to allow transfer of data to and from the microprocessor array. The output buffers remain in the off state except when a Read operation occurs.

# Peripheral Data Ports

The MCS 6530-002, MCS 6530-003 both have 15 pins available for peripheral I/O operations. Each pin is individually software programmable to act as either an input or an output. The 15 pins are divided into 2 8-bit ports, PAØ-PA7 and PBØ-PB7. PB6 was used as a chip select and is not available to the user. The pins are set up as an input by writing a "0" into the corresponding bit of the data direction register. A "1" into the data direction register will cause its corresponding bit to be an output. When in the input mode, the peripheral output buffers are in the "1" state and a pull-up device acts as less than one TTL load to the peripheral data lines. On a Read operation, the microprocessor unit reads the peripheral pin. When the peripheral device gets information from the MCS 6530 it receives data stored in the data register. The microprocessor will read correct information if the peripheral lines are greater than 2.0 volts for a "1" and less than 0.8 volts for a "O" as the peripheral pins are all TTL compatible. Pins PA $\emptyset$  and PB $\emptyset$ are also capable of sourcing 3 ma at 1.5v, thus making them capable of Darlington drive. Pin PB7 has no internal pull-up (to allow collector-oring with other devices).

#### Address Lines (AØ-A9)

There are 10 address pins. In addition to these 10, there is the ROM SELECT pin. The above pins,  $A\emptyset$ -A9 and ROM SELECT, are always used as addressing pins. There are 2 additional pins which are mask programmable and can be used either individually or together as CHIP SELECTS. They are pins PB5 and PB6. When used as peripheral data pins they cannot be used as chip selects. PB5 was used as a data pin while PB6 was used as a chip select and is not available to the user.

A block diagram of the internal architecture is shown in Figure H-1. The MCS 6530 is divided into four basic sections, RAM, ROM, I/O and TIMER. The RAM and ROM interface directly with the microprocessor through the system data bus and address lines. The I/O section consists of 2 8-bit halves. Each half contains a Data Direction Register (DDR) and an I/O Register.

# ROM 1K Byte (8K Bits)

The 8K ROM is in a 1024 x 8 configuration. Address lines A $\emptyset$ -A9, as well as RSO are needed to address the entire ROM. With the addition of CS1 and CS2, seven MCS 6530's may be addressed, giving 7168 x 8 bits of contiguous ROM.

# RAM 64 Bytes (512 Bits)

A 64 x 8 static RAM is contained on the MCS 6530. It is addressed by  $A\emptyset-A5$  (Byte Select), RS $\emptyset$ , A6, A7, A8, A9 and CS1.

#### Internal Peripheral Registers

There are four internal registers, two data direction registers and two peripheral I/O data registers. The two data direction registers (A side and B side) control the direction of the data into and out of the peripheral pins. A "1" written into the Data Direction Register sets up the corresponding peripheral buffer pin as an output. Therefore, anything then written into the I/O Register will appear on that corresponding peripheral pin. A "0" written into the DDR inhibits the output buffer from transmitting data to or from the I/O Register. For example, a "1" loaded into data direction register A, position 3, sets up peripheral pin PA3 as an output. If a "0" had been loaded, PA3 would be configured as an input and remain in the high state. The two data I/O registers are used to latch data from the Data Bus during a Write operation until the peripheral device can read the data supplied by the microprocessor array.

During a read operation the microprocessor is not reading the I/O Registers but in fact is reading the peripheral data pins. For the peripheral data pins which are programmed as outputs the microprocessor will read the corresponding data bits of the I/O Register. The only way the I/O Register data can be changed is by a microprocessor Write operation. The I/O Register is not affected by a Read of the data on the peripheral pins.

#### Interval Timer

#### 1. Capabilities

The KIM-1 Interval Timer allows the user to specify a preset count of up to  $256_{10}$  and a clock divide rate of 1, 8, 64 or 1024 by writing to a memory location. As soon as the write occurs, counting at the specified rate begins. The timer counts down at the clock frequency divided by the divide rate. The current timer count may be read at any time. At the user's option, the timer may be programmed to generate an interrupt when the counter counts down past zero. When a count of zero is passed, the divide rate is automatically set to 1 and the counter continues to count down at the clock rate starting at a count of FF (-1 in two's complement arithmetic). This allows the user to determine how many clock cycles have passed since the timer reached a count of zero. Since the counter never stops, continued counting down will reach 00 again, then FF, and the count will continue.

### 2. Operation

#### a. Loading the timer

The divide rate and interrupt option enable/disable are programmed by decoding the least significant address bits. The starting count for the timer is determined by the value written to that address.

Writing to Address	Sets Divide Ratio To	Interrupt Capability Is
1704	1	Disabled
1705	8	Disabled
1706	64	Disabled
1707	1024	Disabled
170C	1	Enabled
170D	8	Enabled
170E	64	Enabled
170F	1024	Enabled

#### b. Determining the timer status

After timing has begun, reading address location 1707 will provide the timer status. If the counter has passed the count of zero, bit 7 will be set to 1, otherwise, bit 7 (and all other bits in location 1707) will be zero. This allows a program to "watch" location 1707 and determine when the timer has timed out.

#### c. Reading the count in the timer

If the timer has not counted past zero, reading location 1706 will provide the current timer count and disable the interrupt option; reading location 170E will provide the current timer count and enable the interrupt option. Thus the interrupt option can be changed while the timer is counting down.

If the timer has counted past zero, reading either memory location 1706 or 170E will restore the divide ratio to its previously programmed value, disable the interrupt option and leave the timer with its current count (not the count originally written to the timer). Because the timer never stops counting, the timer will continue to decrement, pass zero, set the divide rate to 1, and continue to count down at the clock frequency, unless new information is written to the timer.

#### d. Using the interrupt option

In order to use the interrupt option described above, line PB7 (application connector, pin 15) should be connected to either the  $\overline{\text{IRQ}}$  (Expansion Connector, pin 4) or  $\overline{\text{NMI}}$  (Expansion Connector, pin 6) pin depending on the desired interrupt function. PB7 should be programmed as in input line (it's normal state after a RESET).

NOTE: If the programmer desires to use PB7 as a normal I/O line, the programmer is responsible for disabling the timer interrupt option (by writing or reading address 1706) so that it does not interfere with normal operation of PB7. Also, PB7 was designed to be wire-ORed with other possible interrupt sources; if this is not desired, a 5.1K resistor should be used as a pull-up from PB7 to +5v. (The pull-up should NOT be used if PB7 is connected to NMI or IRQ.)

# APPENDIX I

# KIM-1 PROGRAM LISTINGS

2

CARD # LOC	CODE	CARD				
3	;		666666	555555	333333	000000
4	;		6	5	3	0 0
5	;		6	5	3	0 0
6	•		666666	555555	333333	0 0
7 8	•		6 6	5 5	3	$egin{array}{ccc} 0 & 0 & 0 \\ 0 & 0 & \end{array}$
9	:		6 6 666666	555555	333333	000000
10	;		000000	0.0000	000000	000000
11	;					
12	;					
13	;			000000	000000	333333
14	;			0 0	0 0	3
15	•			0 0	0 0	3
16 17	•			0 0	0 0	333333
18	:			$egin{array}{ccc} 0 & 0 & 0 \\ 0 & 0 & \end{array}$	0 0	3
19	,			000000	000000	333333
20	•					
21	;					
22	;					
23	•					
24 0 <b>5</b>	•	onevero				
25 26	,	COPYRIG MOS TEC	HI HNOLOGY,	INC		
27	;		7.18 <b>1</b> 975			
28	į	21112 23	. 15 15, 1			
29	;					
30	;					
31	•			UDIO CASS		
32	;	RECORDE KIM MON		ON OF THE	BHSIC	
33 34	,	KIM MUM	TIEK			
35	;	IT FEAT	URES TWO	BASIC ROU	TIMES	
36	;			ROM AUDIO		
37	;	DUMPT-S	TOR MEM C	DIQUA OTM	TAPE	
38	;					
39	•	LOADT	T 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	ee ir		
40	•	ID=00 ID=FF		RE ID ID USE S	o Eno eto	DT ODDO
41 42	,	ID=FF ID=01		ID USE AD		
43	;	15-01	, 2 10.7.	11 000 111	21. 21. 71	_
44	•	DUMPT				
45	;	ID=00		ILD HOT BE		
46	;	ID=FF		ILD NOT BE		
47		ID=01		MAL ID RAN		
48 49	•	SAL SAH	MSB LSB	STARTING	HDDKE22	
49 50	,	SAH EAL		ENDING AD	DRESS	
51	,	EAH	MSB	CHEING HD		
52	•		, ,			

```
CARD # LDC CODE
                          CARD
  54
  55
                       ţ
                              EQUATES
                              SET UP FOR 6530-002 I/O
  56
  57
  58
                       SAD
                              =$1740
                                                6530 A DATA
  59
                       PADD =$1741
                                                6530 A DATA DIRECTION
  60
                       \mathbb{S}\mathbf{B}\mathbf{D}
                              =$1742
                                                6530 B DATA
  61
                       PBDD
                              =$1743
                                                6530 B DATA DIRECTION
                                                DIV BY 1 TIME
  62
                       CLK1T =$1744
                                                DIV BY 8 TIME
  63
                       CLK8T =$1745
  64
                       CLK64T =$1746
                                                DIV BY 64 TIME
  65
                       CLKKT =$1747
                                                DIV BY 1024 TIME
                       CLKRDI =81747
  66
                                                READ TIME OUT BIT
  67
                       CLKRDT =$1746
                                                READ TIME
  68
  69
       0000
                              ◆=$00EF
  70
                              MPU REG. SAVX AREA IN PAGE O
  71
                       POL
  72
      00EF
                              +=++1 PROGRAM ONT LOW
  73
      0.0 F.0
                       PCH
                              +=++1 PROGRAM ONT HI
  74 00F1
                       PREG
                              +=++1 CURRENT STATUS REG.
  75
      00F2
                       SPUSER +=++1 CURRENT STACK POINT
  76
      00F3
                       ACC:
                              +=++1 ACCUMULATOR
  77
      00F4
                       YRE6
                              +=++1 Y INDEX
  78
      00F5
                       XRE6
                              +=++1 X INDEX
  79
  80
                              KIM FIXED AREA IN PAGE 0
  81
  82
      00F6
                       CHKHI
                              *=++1
      00F7
                       83
  84
      00F8
                              +=++1 INPUT BUFFER
                       INL
                              +=++1 INPUT BUFFER
  85 00F9
                       IMH
                       POINTL +=++1 LSB OF OPEN CELL
  86
      00FA
  87
      00FB
                       POINTH *=*+1 MSB OF OPEN CELL
                       TEMP
  88
      00FC
                              *=++1
  89
                       TMPX
      00FB
                              *=++1
  90
                       CHAR
      00FE
                              *=+1
  91
       00FF
                       MODE
                              *=++1
  92
                              KIM FIXED AREA IN PAGE 23
  93
  94
  95
      0100
                              ◆=$17E7
  96
      17E7
                       CHKL
                              *=++1
  97
      17E8
                       CHKH
                                                CHKISUM
                              *=++1
  98
      17E9
                       SAVX
                              +=++3
  99
                       VEB
                                                VOLATILE EXECUTION BLOCK
      17EC
                              *=++6
                                                TTY DELAY
 100
      17F2
                       CNTL30 +=++1
                                                TTY DELAY
 101
      17F3
                       ONTH30 +=++1
 102
      17F4
                       TIMH
                              +=+1
 1.03
                                                LOW STARTING ADDRESS
      17F5
                       SAL
                              *=*+1
 104
                              +=++1
                                                HI STARTING ADDRESS
       17F6
                       SAH
 1.05
       17F7
                       EAL
                                                LOW ENDING ADDRESS
                               *=++1
```

CARD ≎	LOC	CDDE	CARI	)			
1.06	17F8		EAH	<b>♦=♦+1</b>	ΉI	ENDING A	DDRESS
1 07	17F9		ID	<b>+=+1</b>			
1.08			;				
109			;	INTERRUPT VE	ECTORS		
110			;				
111	17FA		NMIV	<b>+=++</b> 2	STI	OP VECTOR	(STOP=1000)
112	17FC		RSTV	<b>+=</b> ++2	RS1	T VECTOR	
113	17FE		IRQV	<b>+=++</b> 2	IR	Q VECTOR	(BRK≃ 1000)
114			;				

```
CARB ⇔ LOC
                CODE
                            CARD
      1800
                                 ◆=$1800
  116
  117
                         ÷
  118
                                 INIT VOLATILE EXECUTION BLOCK
  119
                                 DUMP MEM TO TAPE
  120
                         DUMPT
  121
       1800
              89 AD
                                 LDA
                                       ##AD
                                                   LOAD ABSOLUTE INST
       1802
  122
              8D EC 17
                                 STA
                                       VEB.
  123
       1805
              20 32 19
                                 USR INTVEB
  124
  125
       1808
              A9 27
                                 LDA
                                       #$27
                                                   TURN OFF DATAIN PB5
       180A
              8D 42 17
                                 STA
  126
                                       SBD
  127
       180D
              A9 BF
                                 LDA
                                       ##BF
                                                   CONVERT PB7 TO OUTPUT
  128
       180F
              8D 43 17
                                 STA
                                       PBDD
  129
  130
       1812
              A2 64
                                 LDX
                                       #$64
                                                   100 CHARS
       1814
                         DUMPT1 LDA
                                       $16
                                                   SYN CHARIS
  131
              A9 16
  132
       1816
              20 7A 19
                                 JSR
                                       DUTCHT
                                 DEX
  133
       1819
              CA
       181A
              D0 F8
                                       DUMPT1
  134
                                 BNE
  135
                         ÷
                         ÷
  136
       1810
  137
              A9 2A
                                 LDA
                                       # * ◆
                                                   START CHAR
  138
       181E
              20 7A 19
                                 JSR
                                       DUTCHT
  139
              AD F9 17
                                 LDA
                                                   DUTPUT ID
  140
       1821
                                       ID
  141
       1824
              20 61 19
                                 JSR
                                       DUTET
  142
              AD F5 17
                                 LDA
                                                   DUTPUT STARTING
  143
       1827
                                       SAL
              20 5E 19
                                                   ADDRESS
  144
       182A
                                 USR
                                       DUTBTO
  145
       182D
              AD F6 17
                                 LDA
                                       SAH
  146
       1830
              20 5E 19
                                 JSR
                                       DUTBTO
  147
              AD ED 17
                         DUMPTS LDA
                                       VEB+1
                                                   CHECK FOR LAST
  148
       1833
              OB F7 17
                                                    DATA BYTE
  149
       1836
                                 CMP.
                                       EÁL
  150
       1839
              AD EE 17
                                 LDA
                                       VEB+2
  151
       1830
              ED F8 17
                                 SBC
                                       EAH
                                       DUMPT4
  152
       183F
              90 24
                                 ECC
  153
                                       # / /
                                                   DUTPUT END OF DATA CHR
  154
       1841
              A9 2F
                                 LDA
  155
                                 JSR
                                       DUTCHT
              20 7A 19
       1843
                                       CHKL
  156
                                 LDA
                                                   LAST BYTE HAS BEEN
       1846
              AD E7 17
                                                    DUT PUT
                                                              NOW OUTPUT
  157
                                       DUTBT
       1849
              20 61 19
                                 JSR
  158
       1840
              AD E8 17
                                 LDA
                                       CHKH
                                                    CHKSUM
  159
       184F
              20 61 19
                                 JSR
                                       DUTBT
  160
                         į
  161
                         ţ
                                                    2 CHAR1S
  162
       1852
              80 SA
                                 LDX
                                       ##02
                         DUMPTS LDA
                                       #$ 04
                                                   EDT CHAR
  163
       1854
              A9 04
  164
       1856
              20 7A 19
                                       DUTCHT
                                 JSR
  165
       1859
                                 DEX
              \mathbb{C}\mathsf{H}
  166
       185A
              D0 F8
                                 BME
                                        DUMPTS
  167
                         ţ
```

CARD		CODE	CAR			
168	1850	A9 00		LDA '	#\$00 DELNT	DISPLAY 0000
169 170	185E 1860	85 FA 85 FB		STA STA	POINTL POINTH	FOR MORMAL EXIT
171	1862	40 4F 10		JMP	START	
172	TOOL	40 4r 10	;	Ji ji	21061	
173	1865	20 EC 17	DUMPT4	JSR	VEB	DATA BYTE OUTPUT
174	1868	20 5E 19		JSR	DUTBTO	21111 2112 2211 21
175			;		20.2.2	
176	186B	20 EA 19		JSR	INCVEB	
177	186E	40:33 18		JMP	DUMPT2	
178			;			
179			;	LOAD M	MEMORY FROM	TAPE
180			•			
181	4074	o <b>r</b> +0	FOR	UDDD	LBODIO	
182	1871	0F 19	TAB		LOAD12	THIT UDLATE EVECUTION
183 184	1873 1875	A9 8D 8D EC 17	LOADT	LDA STA	≎\$8D VEB	INIT VOLATILE EXECUTION BLOCK WITH STA ABS.
185	1878	20 32 19		SIM JSR	INTVEB	BLUCK WITH SIH HES.
186	1010	CO OC 15	;	226	IHIVED	
187	187B	A9 40	•	LDA	<b>#\$</b> 40	JUMP TYPE RTRN
188	187D	8D EF 17		STA	VEB+3	
189	1880	AD 71 18		LDA	TAB	
190	1883	8D F0 17		STA	VEB+4	
191	1886	AD 72 18		LDA	TAB+1	
192	1889	8D F1 17		STA	VEB+5	
193			;			
194	1880	A9 07		LDA	<b>#</b> \$07	RESET PB5=0 (DATA IN)
195	188E	8D 42 17		STA	SBD	
196	1001	00 55	; SYNC	LEG	4.0°CC	CLEAR SAVX FOR SYNC AREA
197 198	1891 1893	A9 FF 8D E9 17	21140	LDA STA	#\$FF SAVX	CLEHR SHYA FUR STILL HREH
199	1000	OD CP II	:	318	2010	
	1896	20 41 1A	SYNC1	USR	RDBIT	GET A BIT
	1899	4E E9 17		LSR	SAVX	SHIFT BIT INTO CHAR
808	1890	OD E9 17		□RA	SAVX	
203	189F	8D E9 17		STA	SAVX	
204	1882	AD E9 17		LDA	SAVX	GET NEW CHAR
205	1885	09 16		OMP	<b>≎\$16</b>	SYM CHAR
206	1887	DO ED		BME	SYNC1	
207 200	1000	A2 0A	;	( TSS2	#\$0A	TEST FOR 10 SYN CHARS
208 209	1889 188B	20 24 1A	SYNCE	LDX JSR	RDCHT	1631 FUM 10 3111 CHMM3
210	18AE	09 16	211100	OMP	#\$16	
211	18B0	DO DF		BNE	SYNC	IF NOT 10 CHAR RE-SYNC
212	1882	CA		DEX		
213	18B3	D0 F6		BME	SYNC2	
214			;			
215			;			
216	18B5	20 24 1A	LOADT4		RDOHT	LOOK FOR START OF
217	18B8	09 2A		OMP DEC	#	DATA CHAR
218	18BA	F0 06		BE0 emp	LOAD11	TE NOT & COOULD DE CON
219	18BC	09/16		CME	##16	IF NOT → SHOULD BE SYN

CARD # 220 221 222	LDC 18BE 1800	CODE DO D1 FO F3	CARD BNE BEQ 3	SYMC LOADT4	PAGE 7
223 224 225 226 227 228 229 230	1802 1805 1808 180A 180D 180F 18D1 18D3	20 F3 19 CD F9 17 F0 OD AD F9 17 C9 OO F0 O6 C9 FF F0 17	LOAD11 JSR CMP BEQ LDA CMP BEQ CMP BEQ CMP	RDBYT ID LOADT5 ID ⇔\$00 LOADT5 ⇔\$FF LOADT6	READ ID FROM TAPE COMPARE WITH REQUESTED ID  DEFAULT OO READ RECORD ANYWAY  DEFAULT FF IGNOR SA ON TAPE
231 232 233	18D5 18D7	D0 9C 20 F3 19	BNE ; LOADT5 JSR	LOADT RDBYT	GET SA FROM TAPE
234 235 236 237 238 239 240	18DA 18DD 18E0 18E3 18E6 18E9	20 4C 19 8D ED 17 20 F3 19 20 4C 19 8D EE 17 4C F8 18	JSR STA JSR JSR STA JMP	CHKT VEB+1 RDBYT CHKT VEB+2 LOADT7	SAVX IN VEB+1,2
243 243 243 244 245 246	18EC 18EF 18F2 18F5	20 F3 19 20 4C 19 20 F3 19 20 4C 19	LOADT6 JSR JSR JSR JSR ;	RDBYT CHKT RDBYT CHKT	GET SA BUT IGNORE
247 248 249 250 251 253 253	18F8 18FA 18FD 18FF 1901 1904 1906 1907	A2 02 20 24 1A C9 2F F0 14 20 00 1A D0 23 CA D0 F1	LOADT7 LDX LOAD13 JSR CMP BEQ JSR BNE DEX BNE	≎\$02 RDCHT ≎// LOADT8 PACKT LOADT9 LOAD13	GET 2 CHARS GET CHAR(X) LOOK FOR LAST CHAR CONVERT TO HEX Y=1 NON-HEX CHAR
255 256 257 258 259	1909 1900 1905 1918	20 40 19 40 E0 17 20 EA 19 40 F8 18	, JSR JMP LOAD12 JSR JMP	CHKT VEB INCVEB LOADT7	COMPUTE CHECKSUM SAVX DATA IN MEMORY INCREMENT DATA POINTER
260 261 262 263 264 265 266 267	1915 1918 191B 191D 1920 1923 1925	20 F3 19 CD E7 17 D0 0C 20 F3 19 CD E8 17 D0 04 A9 00	; LOADT8 JSR CMP BNE JSR CMP BNE LDA	RDBYT CHKL LOADT9 RDBYT CHKH LOADT9 ≎\$00	END OF DATA COMPARE CHKSUM
268 269 270 271	1927 1929 1928	F0 02 A9 FF 85 FA	BEQ ; LOADT9 LDA LOAD10 STA	LOAD10 #8FF POINTL	ERROR EXIT

```
CARD # LOC CODE
                           CARD
  276
  277
                         ;
                                SUBROUTINES FOLLOW
  278
  279
                                SUB TO MOVE SA TO VEB+1,2
  280
 281
       1932
              AD F5 17
                         INTVEB LDA
                                       SAL
 282
       1935
              8D ED 17
                                STA
                                       VEB+1
 283
       1938
              AD F6 17
                                LDA
                                       SAH
 284
       193B
             8D EE 17
                                       VEB+2
                                STA
 285
       193E
              A9 60
                                LDA
                                       #$60
                                                  RTS INST
 286
       1940
              8D EF 17
                                STA
                                       VEB+3
 287
       1943
             A9 00
                                LDA
                                       #$00
                                                  -CLEAR CHKSUM AREA
             8D E7 17
 288
      1945
                                STA
                                       CHKL
 289
       1948
             8D E8 17
                                STA
                                       CHKH
 290
       194B
             60 1
                                RTS
 291
 292
                                COMPUTE CHKSUM FOR TAPE LOAD
 293
                                RTN USES Y TO SAVX A
 294
 295
       1940
             A8
                         CHKT
                                TAY
 296
       194D
             18
                                CLC
 297
       194E
             6D E7 17
                                ADC
                                       CHKL
 298
       1951
             8D E7 17
                                STA
                                       CHKL
 299
       1954
             AD E8 17
                                LDA
                                       CHKH
              69 00
 300
       1957
                                ADC
                                       #$00
 301
       1959
              8D E8 17
                                STA
                                       CHKH
 302
       1950
             98
                                TYA
 303
       1950
              60
                                RTS
 304
 305
                                DUTPUT ONE BYTE USE Y
 306
                                TO SAVX BYTE
 307
 308
       195E 20 40 19 OUTBTO USR
                                       CHKT
                                                  COMP CHKSUM
 309
       1961
             88
                        DUTET
                                TAY
                                                   SAVX DATA BYTE
 310
       1962
             4Ĥ
                                LSR
                                                   SHIFT OFF USD
 311
       1963
              4Ĥ
                                LSR
                                       Ĥ
 312
       1964
              40
                                LSR
                                       Ĥ
       1965
             4Ĥ
 313
                                LSR
                                       Ĥ
 314
      1966
             20 6F 19
                                JSR
                                       HEXOUT
                                                  OUT PUT MSD
 315
       1969
             98
                                \mathsf{T}\mathsf{Y}\mathsf{P}
             20 6F 19
 316
       196A
                                JSR
                                                  OUT PUT LSD
                                       HEXOUT
             98
 317
       1960
                                TYA
                                RTS
 319
       196E
              60
 319
                         ÷
 320
                                CONVERT USD OF A TO ASCII
                                AND DUTPUT TO TAPE
  321
 322
            89 OF
 323
      196F
                        HEXOUT AND
                                      ###0F
  324
       1971
             C9 0A
                                OME
                                       ##80A
 325
       1973
             18
                                CLC
 326
       1974
             30 08
                                EM I
                                       HEX1
 327
       1976
             69 07
                                ADC:
                                       ##07
```

10

```
CARD ⇔ LOC
              CDDE
                             CARD
  328
        1978 69 30
                          HEX1
                                  ADC
                                         #$30
  329
  330
                                  DUTPUT TO TAPE ONE ASCII
  331
                                  CHAR USE SUB48 DNE + ZRD
  332
  333
        1978
               8E E9 17
                          DUTCHT STX.
                                         SAVX
  334
        197D
               80 EA 17
                                   STY
                                         SAVX+1
  335
        1980
                                  LDY
               A0 08
                                         #108
                                                       START BIT
  336
        1982
               20 9E 19
                                   JSR
                          OHT1
                                         DNE
  337
        1935
               4Ĥ
                                  LSR
                                                      GET DATA BIT
                                         Ĥ
  338
        1986
                                   BOS
                                         CHTS
               B0 06
               20 9E 19
  339
        1988
                                   JER
                                         DME
                                                       DATA BIT=1
        198B
  340
               40 91 19
                                   JMP
                                         CHT3
  341
        198E
               20 04 19
                          CHTS
                                   JSR
                                         ZRG
                                                      DATA BIT=0
        1991
  342
               20 04 19
                                   JSR
                                          ZRO
                          CHT3
  343
        1994
               88
                                   DEY
  344
       1995
               DO EB
                                   ENE
                                         CHT1
  345
        1997
               AE E9 17
                                  LDX
                                         SAVX
  346
        1998
               AC EA 17
                                          SAVX+1
                                  LDY
        199D
  347
               \in 0
                                   RIS
  348
                          ÷
  349
  350
                                   OUTPUT 1 TO TAPE
  351
                                   9 PULSES 138 MICROSEC EACH
  358
  353
        199E
                                         #$09
               A2 09
                          DME
                                  LDX
  354
        1960
               48
                                   PHA
                                                      SAVX A
  355
        19A1
               20 47 17
                          DME1
                                   EIT
                                         CLKRDI
                                                      WAIT FOR TIME OUT
  356
               10 FB
        1984
                                   BFL
                                         DNE1
  357
        1996
               A9 7E
                                   LDA
                                         #126
  358
        1968
               8D 44 17
                                   STA
                                         OLK1T
  359
        19AB
               A9 A7
                                  LDA
                                          ##A7
  360
        19AD
               8D 42 17
                                   STA
                                          SBD
                                                       SET
                                                            PB7=1
  361
        19B0
               20 47 17
                          OMES.
                                   BIT
                                         CLKRDI
  362
        19B3
               10 FB
                                   BPL
                                         DMES.
  363
        19B5
               A9 7E
                                  LDA
                                          #126
  364
        19E7
                                   STA
                                         CLK1T
               80 44 17
  365
        19B8
               A9 27
                                   LDA
                                          ##27
                                                      RESET PB7=0
  366
        19BC
               80 42 17
                                   STA
                                          \mathbb{S}\mathbf{B}\mathbf{D}
  367
        198F
               \mathbb{C}\mathbb{H}
                                   DEX
               DO DE
  368
        1900
                                   BME
                                          OME1
  369
                                   PLA
        1902
               68
  370
        1903
               6.0
                                   RIS
  371
  372
  373
                                   OUTPUT O TO TAPE
                                   6 PULSES 207 MICROSEC EACH
  374
  375
                                          ## 06
  376
        1904
               A2 06
                           ZRO
                                   LDX
  377
                                   PHA
                                                       SAVX A
        1906
               48
  378
        1907
               20 47 17
                           ZRO1
                                   BIT
                                          CLKRDI
  379
        190A
                                   BPL
                                          ZRO1
               10 FB
```

```
RD $ LOC CODE CARD
380 1988 A9 83 LI
CARD # LOC
     1988 A9 83 LDA #195
1988 8D 44 17 STA CLK1T
 381
                          LDA ≎®A7
           A9 A7
 382
      1901
                          STA SBD
           8D 48 17
                                        SET PB7=1
 383
     1903
           20 47 17 ZROS BIT CLKRDI
10 FB BPL ZROS
 384
     1906
 385
     1909
 386
     19DB
           A9 03
                           EDA #195
           8D 44 17
                       STA CLK1T
LDA ⇔Ɓ27
 387
     1900
 338
           A9 27
     1950
                       STA
REV
           8D 42 17
                               SBD RESET PB7=0
 389
     19E2
 390 1955
           OA
                          \mathtt{DEX}
                         BME
PLA
 391
      19E6
           DO DE
                               ZRO1
                                         RESTORE A
 398
     1958
           68
     19E9 60
 393
                          RTS
 394
                    ; SUB TO INC VEB+1.2
 395
 396
     19EA EE ED 17 INCVEB INC
 397
                                VEB+1
          D0 03 BNE
EE EE 17 INC
 398
     19ED
                                INCVE1
 399
     19EF
                                 VEB+2
            60 INCVE1 RTS
 400
     19F2
 4.01
 402
                     ; SUB TO READ BYTE FROM TAPE.
 403
     19F3 30 24 1A RDBYT USR
 404
                               RDOHT
 405 19F6 20 00 1A - JSR PACKT
     19F9 20 24 1A
                     RDBYT2 JSR
 4.06
                                 RDCHT
          20 00 1A
 4.07
     19FC
                           JSR
                                 PACKT
 4.08
     19FF 60
                           RTS
 409
                         PACK A=ASCII INTO SAVX
 410
                     ;
 411
                          AS HEX DATA
 412
     1A00 C9 30 PACKT CMP
 413
                               #$30
 414 1A08 30 1E
                           BMI PACKTS
                          OMP #$47
 415 1804 09 47
 416
           10 18
                           BPL
                                PACKTS
     1A06
                               ##40
 417
      1A08
           09 40
                           OMP
 418 1808
          30 03
                          ΒMΙ
                                 PACKT1
 419 1800
                           CLC
           18
 420 1AOD 69 09
                           ADC
                                #$09
                   HDC
PACKT1 ROL
 421 1AOF 2A
                                 Ĥ
 422
     1810 28
                           ROL
                                 Ĥ
                           尼田山
 423
     1811
           ٦₽
                                 Ĥ
 484
     1812
           28
                           ROL
 425
     1A13 A0 04
                           \BoxDY
                                 #$04
           2A PACKT2 ROL
 426
      1815
                                 Ĥ
           2E E9 17
 427
                           ROL
                                SAVX
     1916
 428 1919
           88
                           DEY
 429 1818 DO F9
                          BME
                               PACKT2
                       LDA SAVX
LDY #$00 Y=0 VALIB HEX CHAR
           AD E9 17
AO OO
 430 1A10
  431 1A1F A0 00
```

```
CARD # USC
               CODE
                              CARD
               60
  438
        1981
                                   RIS
                                                       Y=0 VALID HEX
  433
        1888
               08
                           PACKIS INY
                                                       Y=1 NOT HEX
  434
        1823
               60
                                   RIS
  4.35
  436
                                   GET 1 CHAR FROM TAPE AND RETURN
  437
                                   WITH CHAR IN A LUSE SAVX+1 TO ASMICHAR
  438
  439
        1A24
               BE EB 17
                           RIDCHT
                                          SHVX+2
                                   SIX
  440
        1927
                                                       READ B BITS
               A2 08
                                   \mathsf{L} \mathbb{D} \mathbb{X}
                                          ##88
                                                       GET NEXT DATA BIT
  441
        1929
               20 41 19
                           RDCHT1
                                   JSR
                                          RDBIT
  442
        1880
               4E EA 17
                                                       RIGHT SHIFT CHAR
                                   LSR
                                          SAVX+1
  443
        193F
               0D EA 17
                                   SAVX+1
                                                       OR IN SIGN BIT
  444
        1833
               8D EA 17
                                   STA
                                          SAVX+1
                                                       REPLACE CHAR
  445
        1835
               ÜН
                                   DEX
  446
        1836
               D0 F1
                                   BME
                                          RIDOHT1
  447
  448
        1938
                                   LDA
                                          SAVX+1
                                                       MOVE CHAR INTO A
               AD EA 17
  449
        183B
               ēΗ
                                   로미니
                                                       SHIFT OFF PARITY
                                          Ĥ
  450
        1930
               4Ĥ
                                   LSR
                                          Ħ
  451
        1830
               AE EB 17
                                          SAVX+8
                                   LIDX
  452
        1940
               60
                                   RIS
  453
  454
                                   THIS SUB GETS ONE BIT FROM
  455
                                   TAPE AND RETURNS IT IN SIGN OF A
  456
  457
        1<del>11</del>41
               20 42 17
                           RDBIT
                                                       WAIT FOR END OF START BIT
                                   E: I T
                                          SBD
  458
        1<del>H</del>44
               10 FB
                                   F:F1
                                          ROBIT
  459
        1846
               AD 46 17
                                   LDA
                                          CLKRDT
                                                       GET START BIT TIME
  460
        1849
               AD EF
                                   LDY
                                          #∄FF
                                                       A=256-T1
  461
        194B
               80 46 17
                                   STY
                                          CLK64T
                                                       SET UP TIMER
  462
  463
        1A4F
               A0 14
                                   \subseteq \mathbb{D}^{\vee}
                                          #$14
  464
        1850
               98
                                                       DELAY 100 MICROSEC
                           RDBITS DEY
  465
        1951
               DO FD
                                          RDBITS
                                   BME
  466
  467
        1953
               20 42 17
                           ROBITS BIT
                                          \mathbb{S}\mathbf{B}\mathbf{D}
  468
        1856
               30 FB
                                   BMI.
                                          RDBITS.
                                                       WAIT FOR MEXT START BIT
  469
  470
        1858
               38
                                   SEC
  471
        1859
               ED 46 17
                                   SBC
                                          CLKRDT
                                                        (256-T1) - (256-T2) = T2-T1
               AO FE
  472
        1850
                                   LDY
                                          ##FF
  473
        195E
               80 46 17
                                                       SET UP TIMER FOR MEXT BIT
                                   STY
                                          CLK64T
  474
  475
        1861
                                   LDY
                                          ##87
               80 07
                                                       DELAY 50 MICROSEC
  476
        1863
               83
                           RDBIT4 DEY
  477
        1864
               DO FD
                                   BNE
                                          RDBIT4
  478
  479
        1866
               49 FF
                                   EOR
                                          ##FF
                                                       COMPLEMENT SIGN OF A
                                                       MASK ALL EXCEPT SIGN
  480
        1868
               29 80
                                   IMA
                                          #380
  481
        1868
               60
                                   RIS
```

```
CARD # LOC CODE
                           CARD
  483
  484
                                DIAGNOSTICS
  485
                                   MEMORY
  486
                                   PLLCAL
  487
  488
  489
  490
                                PLLCAL OUTPUT 166 MICROSEC
  491
                                PULSE STRING
  492
  493
       186B
             89 27
                         PLLCAL LDA
                                       ##27
  494
       186D
             8D 48 17
                                STA
                                       SBD
                                                   TURN OFF DATIN PBS=1
  495
       1870
              A9 BF
                                LDA
                                       ≎®BF
                                                   CONVERT PB7 TO OUTPUT
  496
       1872
              8D 43 17
                                STA
                                       PBDD
  497
  498
       1875
              20 47 17
                         PLL1
                                BIT
                                       CLKRBI
  499
       1878
              10 FB
                                BFL
                                       PLL1
  500
       1879
              A9 9A
                                LDA
                                       #154
                                                   WAIT 166 MICRO SEC
  501
       1970
              8D 44 17
                                STA
                                       OLK1T
  502
       197F
              A9 A7
                                LDA
                                                   QUIPUT PB7=1
                                       ##BA7
  503
       1881
              8D 42 17
                                STA
                                       SBD
  504
  505
       1884
              20 47 17
                         PLLS
                                BIT
                                       CLKRDI
  506
       1887
              10 FB
                                BEL
                                       PLLE
  507
       1889
              A9 9A
                                LDA
                                       #154
  508
       188B
              8D 44 17
                                STA
                                       CLK1T
  509
       1A8E
              A9 27
                                LDA
                                       ##27
                                                   PB7=0
  510
       1890
              8D 42 17
                                STA
                                       SBD
  511
       1893
              40 75 1A
                                JMĐ
                                       PLL1
  512
  513
  514
                                INTERRUPTS PAGE 27
  515
  516
       1896
                                +=++$0164 RESERVED FOR TEST
  517
       1BFA
              6B 1A
                         NMIP27 .WORD PLLCAL
                         RSTP87 .WORD PLLCAL
  518
       1BFC
              6B 1A
                         IRQPS7 .WORD PLLCAL
  519
       1BFE
              6B 1A
  520
```

CARD #	LOC	CODE	. С	ARD								
522			•									
523			• -									
524		1	;									
525			;									
526			;		6666	566	555	555	333	333	000	1000
527			;		6		5			3	Ü	Ü
528			;		6		5			3	0	Ũ
529			;		6666	566	555	555	333	333	0	0
530			;		6	6		5		3	0	0
531			;		6	6		5		3	0	0
532			;		6666	666	555	555	333	333	0.000	000
533			;									
534			;									
535			;									
536			;				000	000	000	000	222	222
537			;				0	0	0	0		2
538			;				0	Q	0	0		2
539			;				0	0	0	Û	222	222
540			;				0	0	0	0	2	
541			;				0	0	0	0	2	
542			;				000	000	0.00	000		222
543			;									

CARD #	Lac	CODE	CARD		
545		;	ł		
546		;	i		
547		;	i		
548		!	•		YRIGHT
549			i		TECHNOLOGY INC.
550			i	DATE	E DOT 13 1975 REV E
551					
552			KIM		Y INTERFACE
<b>55</b> 3					YBOARD INTERFACE
554				:7 3	SEG 6 DIGIT DISPLAY
555 554			i		
556				OMBO.	
557 550			i 11Y	CMDS:	CREVEC
558 559		:		6 60	GDEXEC  DPEN NEXT CELL
560			1		OPEN PREV. CELL
561					MODIFY OPEN CELL
562			1	Sp	
563				L	LOAD (OBJECT FORMAT)
564				Q	DUMP FROM OPEN CELL ADDR TO HI LIMIT
565				RO	RUB OUT - RETURN TO START (KIM)
566				1.0	((ALL ILLEGAL CHAR ARE IGNORED))
567			•		TOTAL TOTAL STITE THE TOTAL STATE OF THE STA
568			KEYI	BOARD O	OMDS:
569			,		SETS MODE TO MODIFY CELL ADDRESS
570		;			SETS MODE TO MODIFY DATA IN OPEN CELL
571		:	1	STEP	INCREMENTS TO NEXT CELL
572		;	;	RST	SYSTEM RESET
573		;	;	RUN	GOEXEC
574			;	STOP	\$1000 CAN BE LOADED INTO MMIV TO
575			;		USE STOP FEATURE
576		!	;	PC	DISPLAY PC
577			;		
578			•	CLBCK	IS NOT DISABLED IN SIGMA 1
579			;		
580			i		
581					
582			;		

```
CARD ⇔ LOC
              CODE
                       CARD
 584 1000
                           *=$1000
 585
 586
 587
      1000
           85 F3
                      SAVE
                            STA
                                  ACC -
                                             KIM ENTRY VIA STOP (NMI)
 588
      1002
           68
                            PLA
                                             OR BRK (IRQ)
 589
      1003
           85 F1
                            STA
                                  PREG
 590
      10.05
                      SAVE1 PLA
                                             KIM ENTRY VIA USR (A LOST)
           68
 591
      1006
            85 EF
                            STA
                                PCL
            85 FA
 592
      1008
                            STA
                                  POINTL
 593 100A
            68
                            PLA
 594 100B
            85 FO
                            STA
                                  PCH
           85 FB
 595 100D
                            STA
                                 POINTH
           84 F4
 596
     100F
                     SAVE2 STY
                                 YREG
 597
      1011
           86 F5
                            STX
                                  XRE6
     1013
                            TSX
 598
           BA
 599 1014
            86 F2
                                 SPUSER
                            STX
 600 1016
            20 88 1E
                                 STIMI
                            JSR
      1019
           40 4F 10
                            UMP START
 601
 602
                     NMIT UMP (NMIV)
                                             NON-MASKABLE INTERRUPT TRAP
 603
     1010
            60 FA 17
      101F
            60 FE 17
                      IRQT
                            UMP (IRQV)
                                             INTERRUPT TRAP
 604
 605
 606
      1022
            A2 FF
                      RST
                            LDX #$FF
                                            KIM ENTRY VIA RST
      1024
            9A
                            ZXT
 607
      1025
 608
           86 F2
                            STX
                                 SPUSER
 609
      1027
            20 88 1E
                            JSR
                                 INITS
 610
 611
                                ⇔≸FF
                                             COUNT START BIT
 612 102A
            A9 FF
                      DETOPS LDA
           8D F3 17
                                             ZERO CNTH30
 613 1020
                            STA
                                CNTH30
                            LDA
                                             MASK HI ORDER BITS
      102F
                                 ##01
 614
            A9 01
                                 SAD
 615
     1031
            20 40 17
                      DET1
                            BIT
                                             TEST
      1034
           BO 19
                            BME
                                 START
                                             KEYBD SSW TEST
 616
                                             START BIT TEST
 617
      1036
            30 F9
                            BMI
                                 DET1
            A9 FC
                            LDA
                                ##FC
 618 1038
                                             THIS LOOP COUNTS
 619 103A
           18
                      DETS
                            CLC
 620 103B
            69 01
                            ADC
                                 #$01
                                             THE START BIT TIME
 621
     103D
           90 03
                            BOO
                                 DET2
 688
            EE F3 17
                            IMC
                                 CNTH30
     103F
                                             CHECK FOR END OF START BIT
 623
     1048
            AC 40 17
                      DETE
                            LDY SAD
 624
      1045
            10 F3
                            BPL
                                  DET3
 625 1047
            8D F2 17
                            STA
                                  CNTL30
                           LDX #$08
 626
      1048
           A2 03
                            USR
                                             SET REST OF THE CHAR
                                  GET5
 627
      1040 | 20 6A 1E
                                             TEST CHAR HERE
 628
 629
 630
 631
 632
 633
                            -MAKE TTYZKB SELECTION
 634
  635
```

```
CARD # LOC
                           CARD
  636
      104F
                       START USR
                                      INIT1
       105
  637
                               LDA
                                      ## 301
  638
                                BIT
                                      SAD
  639
                               BME
                                      TTYKB
                ∈F 1E
                               USR
                                                PRT OR LE
  640
                                      ORLE
       1000
                                                TYPE OUT KIM
  641
       1050
             AC OA
                               \mathsf{L} \mathsf{D} \mathsf{X}
                                      #30A
  642
       105E
             20 31 1E
                               JSR
                                      PRIST
             40 AF 1D
  643
       1061
                               JMP
                                      SHOW1
  644
  645
      1064
             A9 00
                        CLEAR LDA
                                      #$00
  646
       1066
             85 F8
                               STA
                                      INL
                                              CLEAR INPUT BUFFER
  647
       1068
             85 F9
                               STA
                                      INH
  648
       106A
             20 5A 1E
                        READ
                               JSR
                                      SETCH
                                                GET CHAR
  649
       106D
             09 01
                               CMP
                                      #$01
  650
      106F
             F0 06
                               BEQ
                                      TTYKE
  651
       1071
             20 AC 1F
                               JSR
                                      PACK
  652
       1074
            40 DB 1D
                               JMP
                                      SCAN
  653
  654
                              - MAIN ROTINE FOR KEY BOARD
  655
                               AND DISPLAY
  656
  657
                        TTYKB USR
       1077
            20 19 1F
                                      SCAND IF A=0 NO KEY
  658
       107A
             DO D3
                               BME
                                      START
  659
       1070
             A9 01
                        TTYKBI LDA
                                      ##O1
  660
       107E
             20 40 17
                               BIT
                                      SAD
  661
       1081
             F0 00
                               BEQ
                                      START
             20 19 1F
  668
       1083
                               USR
                                      SCAND
             F0 F4
  663
       1086
                              BEQ
                                      TTYKB1
  664
       1088
             20 19 1F
                              JSR
                                      SCAND
  665
       108B
             FO EF
                               BEQ
                                      TTYKB1
  666
  667
       108D
             20 6A 1F
                        GETK USR
                                      GETKEY
       1090
             09 15
                               CMP
  668
                                      #315
  669
       1092
             10 BB
                               BPL
                                      START
  670
      1094
             09 14
                               OMP
                                     #$14
  671
       1096
             F0 44
                               BEQ
                                      POOMD
                                                  DISPLAY PO
                                                  ADDR MODE=1
  672
       1098
             09 10
                              OMP
                                      $$10
  673
      1098
             F0 80
                              BEQ
                                      ADDRM
                                                DATA MODE=1
  674
       1090
             09 11
                              OMP
                                      ## # 1 1
  675
      109E
                              BEO
                                      DATAM
             F0 80
             09 18
                              CMP
  676
       10A0
                                      ##12
                                                  STEP
             F0 2F
  677
       1098
                               BEQ
                                      STEP
             09 13
  678
       1084
                               CMP
                                      #$13
                                                  문네바
  679
       1086
             F0 31
                                BEQ
                                      50V
  680
       1088
                       DATA
                                ASL
                                                 SHIFT CHAR INTO HIGH
             0A
                                      Ĥ
                                ASL
                                      Ħ
                                                  ORDER MIBBLE
  681
       1089
              ÐΑ
  682
       1099
             ΘĒ
                                ASL
                                      Ĥ
  683
       10AB
             θĤ
                                ASL
                                      Ĥ
             85 FC
                                                  STORE IN TEMP
  684
       1090
                                STA
                                      TEMP
  685
             A2 04
                                \mathsf{L}\mathsf{D} \!\! 	imes
                                      #304
       10AE
                                                  TEST MODE 1=ADDR
             A4 FF
                       DATA1 LDY
                                      MODE
  686
       10B0
                                                MODE=0 DATA
  687
       1082
             DO 0A
                               BME
                                      ADDR
```

```
CARD # LOC CODE
                    CARD
1099 1F60 A4 FC
                       LDY TEMP
                                        RESTORE Y
 1100 1F62 60
                          RIS
 1101
                               SUB TO INCREMENT POINT
 1102
 1103
 1104 1F63 E6 FA
                INCRT INC
                               POINTL
 1105 1F65 D0 02
                          BME
                               INCRTS
 1106 1F67 E6 FB
                          INC
                               POINTH
                  INCRT2 RTS
 1107 1F69 60
 1108
                         GET KEY FROM KEY BOARD
 1109
                   ;
                         RETURN WITH A=KEY VALUE
 1110
                         A GT. 15 THEN ILLEGAL OR NO KEY
 1111
 1112
 1113
                                         START AT DIGIT 0
 1114 1F6A A2 21
                   GETKE5 LDY ⇔$01
 1115
                                         GET 1 ROW
     1F6C A0 01
 1116 1F6E 20 02 1F
                          JSR
                               DNEKEY
                          BNE
                              KEYIN
                                         A=0 NO KEY
 1117
     1F71
          DO 07
          E0 27
                                         TEST FOR DIGT 2
     1F73
                          CPX
                               #827
 1118
          DO F5
 1119 1F75
                          BNE GETKES
 1120 1F77
          A9 15
                         LDA #$15
                                         15=MO KEY
     1F79
                          RIS
 1121
          60
                  KEYIN LDY ⇔®FF
 1128 1F7A
          AO FF
                              Ĥ
 1123 1F70
          0A
                   KEYIN1 ASL
                                         SHIFT LEFT
 1124 1F7D
          B0 03
                          BOS
                               KEYIN2
                                         UNTIL Y=KEY NUM
 1125
     1F7F
           08
                          INY
 1126 1F80
          10 FA
                          BPL
                               KEYIN1
 1127 1F82
          8A
                    KEYIN2 TXA
 1128
     1F83
          29 OF
                          AND
                              #$OF MASK MSD
 1129 1F85
                                         DIV BY 2
          4Fi
                          LSR
                               Ĥ
 1130 1F86
          AA
                          THX
     1F87
 1131
          98
                          TYA
 1138 1F88
          10 03
                          BPL
                               KEYIN4
 1133 1F8A 18
                    KEYING CLC
                               #$07 MULT (X-1) TIMES A
 1134 1F8B
          69 07
                          ADC
 1135 1F8D CA
                    KEYIN4 DEX
                          BNE KEYINS
 1136 1F8E DO FA
 1137
     1F90 60
                          RTS
 1138
 1139
                          SUB TO COMPUTE CHECK SUM
 1140
 1141 1F91 18
                    CHK
                          CLC
                          ADC
                              CHKSUM
 1142 1F92 65 F7
     1F94 85 F7
                          STA CHKSUM
 1143
 1144
     1F96
          A5 F6
                          LDA
                               CHKHI
                          ADC
 1145
     1F98
          69 00
                              #300
 1146
     1F9A 85 F6
                          STA
                               CHKHI
                          RTS
 1147
     1F90
           60
 1148
 1149
                    ;
                         GET 2 HEX CHARYS AND PACK
 1150
                    ;
                         INTO INL AND INH
```

```
CARD # LOC
               CODE
                           CAR D
                                Y PRESERVED Y RETURNED = 0
 1151
 1158
                                NON HEX CHAP WILL BE LOADED AS MEAREST HEX EQU
 1153
                         SETBYT JOR
                                       GETCH
 1154
       1F9D
              20 5A 1E
             20 AC 15
                                 j 99
                                       PACK
 1155
      1FA0
 1156
             20 SA 1E
                                 JSR
                                       GETCH
      1FA3
              80 AC 15
 1157
       1FA6
                                 JSR
                                       PACK
 1158
      1FA9
             A5 F8
                                 LDA
                                       IML
 1159
      15AB
              \epsilon o
                                 RITS
 1160
                                 SHIFT CHAR IN A INTO
 1161
                                 INL AMD INH
  168
  163
                                       ##30
                                                   CHECK FOR HEX
              09 30
                         PACK
                                 OMP
  164
      1FAC
  165
      1FAE
             30 1B
                                 BMI
                                      UPDATS
             09 47
                                 OME
                                       ##47
                                                   MOT HEX EXIT
  166
        1FB0
       1F82
              10 17
                                 BEL
                                       UPDATE
 .167
                                                   CONVERT TO HEX
 1168
       1FB4
              09 40
                         HEXMUM OMP
                                       #140
                                       UPDATE
 1169
       1FB6
              30 03
                                 BMI
 1170
       1FB8
              1 \otimes
                         HEXALP CLC
                                 A 00
                                       #$09
 1171
       1FB9
              69 09
       1FBB
                         UPDATE ROL
 1172
              2A
                                       Ĥ
                                 ROL
                                       Ĥ
 1173
       1FBC
              e_{\rm H}
 1174
       1FBD
              \exists \mathsf{A}
                                 ROL
                                        Ĥ
 1175
                                 尼田山
       1FBE
              ΞĤ
                                        Ĥ
                                                   SHIFT INTO IZO BUFFER
                                 LDY
                                        ##B04
 1176
       1FBF
              A0 04
 1177
       1F01
              28
                         UPDATI ROL
                                        Ĥ
 1178
      1F02
              26 F8
                                 EOL
                                        IML
              26 F9
 1179
        1F04
                                 ROL
                                        HMI
 1180
       1F06
              88
                                 DEY
              D0 F8
                                 BME
                                        UPDAT1
 1181
        1F07
                                                   A=0 IF HEX NUM
       1F09
                                 LDA
 1182
              A9 00
                                       ≎$00
       1FCB
                         UPDATE RIS
 1183
              6.0
 1184
                         ;
                                                   MOVE IZO BUFFER TO POINT
 1185
       1F00
              A5 F8
                         OPEN
                                 LDA
                                        IML
                                 STA
 1186
       1FCE
              85 FA
                                        POINTL
                                                   TRANSFER INH- POINTH
 1187
        1FD0
              A5 E9
                                 LDA
                                        HMI
                                 STA
                                        HTMIDE
 1188
       1FD8
              85 FB
                                 RIS
 1189
       1FD4
              6.0
 1190
 1191
 1198
                                 END OF SUBROUTINES
```

```
CARD # LOC
                CODE
                            CARD
 1194
                         ÷
 1195
                                 TABLES
                         ;
 1196
                         TOF
                                 .BYTE $00,$00,$00,$00,$00,$00,$00,$0A,$0D,<MIK<
 1197
       1FD5
              0.0
 1197
       1FD6
              0.0
 1197
       1FD7
              0.0
 1197
       1FD8
              0.0
 1197
       1FD9
              0.0
 1197
       1FDA
              0.0
 1197
       1FDB
              ñΑ
 1197
       1FD0
              0D
 1197
       1FDD
              4D 49 4B
 1198
       1FE0
              20
                                 .BYTE / /,$13,/RRE/,/ /,$13
 1198
       1FE1
              13
              52 52 45
 1198
       1FE2
 1198
       1FE5
              20
 1198
       1FE6
              13
 1199
                         ÷
 1200
                         ţ
                                        TABLE HEX TO 7 SEGMENT
                                                     3
                                                              5
 1201
                                            1
                                                2
                                                          4
       1FE7
                                 .BYTE $BF,$86,$DB,$CF,$E6,$ED,$FD,$87
 1202
              EF
                         TABLE
 1202
       1FE8
              86
 1202
       1FE9
              DE
 1202
       1FEA
              CF
 1202
       1FEB
              E6
 1202
       1FEC
              ΕŪ
              FΙ
 1202
       1FED
 1202
       1FEE
              87
 1203
                                                     В
                                                         C.
                                                             D
                                 1204
              FF
       1FEF
 1204
       1FF0
              EF
              F7
 1204
       1FF 1
 1204
       1FF2
              甲门
 1204
       1FF3
              \mathbf{E} \ni
       1FF4
 1204
              DΕ
 1204
       1FF5
              F9
       1FF6
              F1
 1204
                                                                             PAGE
                                                                                     29
                CODE
CARD # LOC
                            CARD
                         ţ
 1206
 1207
 1208
 1209
                                 INTERRUPT VECTORS
 1210
 1211
                                 +=11FFA
 1212
       1FF7
 1213
                         NMIENT . WORD MMIT
       1FFA
              10 10
 1214
       1FFC
              22 10
                         RSTENT . WORD RST
 1215
                         IROENT .WORD IROT
       1FFE
              1F 10
 1216
                                 .EMD
```

END OF MOSYTECHNOLOGY 650% ASSEMBLY VERSION 4 NUMBER OF ERRORS = 0, NUMBER OF WARNINGS =

## SYMBOL TABLE

SYMBOL	VALUE	LIME DEFI	MED		CROSS	-REFE	RENCE	ES		
ACC ADDR ADDRM AK	00F3 10BE 1008 1EFE	76 694 701 1037	587 687 673 1080	851						
AK1 CHAR CHK CHKH	1F04 00FE 1F91 17E8	1041 90 1141 97	1046 950 734 158	951 738 265	952 741 289	959 748 299	984 808 301	994 814	899	902
CHKLI CHKLI	00F6 17E7	82 96	730 156	755 262	782 288	799 297	819 298	1144	1146	
CHKSUM CHKT	00F7 1940	83 2 <b>95</b>	729 234	758 237			821 256	1148 308	1143	
CHT1 CHT2 CHT3	1982 198E 1991	336 341 342	344 338 340	007						
CLEAR CLKKT	1064 1747	645 65	803 ****	836	000		400	E 0.E		
CLKRDI CLKRDT	1747 1746	66 67	355 459	361 471	378	384	498	505		
CLK1T CLK64T CLK8T	1744 1746 1745	62 64 63	358 461 ••••	364 473	381	387	501	508		
CMTH30 CMTL30 COMVD	17F3 17F2 1F48	101 100 1085	613 625 1071	682 1018 1074	1010 1024	1022				
CONVD1 CRLF DATA	1F5B 1E2F 1CA8	1094 908 680	1095 640 ••••	785	829					
DATAM DATAM1 DATAM2 DATA1 DATA2	1000 100E 10D0 10B0 1003	704 705 706 686 697	675 702 699 698 692							
DEHALF DELAY DETCPS DET1 DET2	1EEB 1ED4 1C2A 1C31 1C42	1022 1010 612 615 623	947 946 •••• 617 621	956 953	986	990	997	1003		
DET3 DE2 DE3 DE4 DUMP	103A 1EDD 1EE5 1EDE 1D42	619 1013 1017 1014 778	624 1018 1015 1029 873	1 027						
DUMPT DUMPT1 DUMPT2 DUMPT3 DUMPT4 DUMPV	1800 1814 1833 1854 1865 1E01	121 131 148 163 173 873	134 177 166 152 867							
DUMPO DUMP1	1 D48 1 D4E	781 785	826 ****							

SYMBOL	VALUE	LIME DEFIN	ED	O	ROSS-	-REFER	RENCES	3			
DUMPS	1086	811	817								
DUMPS	1096	926	824								
DUMP4	1D7A	805	792 151	704							
EAH EAL	17F8 17F7	106 105	151 149	791 789							
FEED	1E07	876	861	(100							
FEED1	1E12	882	880								
GETBYT	1F9D	1154	732	736	739	746	754	757	77.0		
GETCH	1E5A	940	648	725	1154	1156					
GETK	108D	667	****								
GETKEY	1F6A	1114	667								
GETKES	1560	1115	1119								
GET1 GET2	1E60 1E6D	943 948	945 955								
GET5	1E68	947	627								
GET6	1887	962	944								
GOEXEC	1008	841	711	865							
GOV	10D9	711	679								
HEXALP	1FB8	1170	****								
HEXMUM	1FB4	1168	****								
HEXOUT	196F	383	314	316							
HEXTA	1E40	928	988	924							
HEXTA1 HEX1	1655 1978	933 328	931 326								
ID	17F9	107	140	224	226						
INCPT	1F63	1104	708	749	815	938					
INCPT2	1F69	1107	1105								
INCVEB	19EA	397	176	258							
INCVE1	19F2	400	398								
IMH	00F9	85	647	780	825	1059	1179	1187			
INITS	1E88	966 949	600 606	609							
INIT1 INL	1E80 00F8	969 84	636 646	779	823	995	1066	1072	1158	1178	1185
INTVEB	1932	281	123	185	000	000	1000	10,2	1155	1115	1 1 2 2
IRQENT	1FFE	1215	****								
IRQP27	1BFE	519	****								
IRQT	101F	604	1215								
IRQV	17FE	113	604								
KEYIN	1F7A	1122	1117								
KEYIN1 KEYIN2	1F70 1F82	1123 1127	1126 1124								
KEYIN3	1F8A	1133	1136								
KEYIN4	1F8D	1135	1132								
LOAD	10E7	725	727	762	874						
LOADER	1D3E	771	759								
LOADE1	1 D3 B	770	756								
LOADS	1CEE	728	****								
LOADT	1873	183	231 221								
LOADT4 LOADT5	18B5 18D7	216 233	225 225	228							
LOADT6	18EC	241	230								
LOADT7	18F8	247	239	259							
LOADT8	1915	261	250								
LOADT9	1929	270	252	263	266						

SYMBOL	VALUE	LIME DEFIN	ED	0	ROSS-	REFER	ENCES					
LOADV	1E 04	874	869									
LOAD10	192B	271	268									
LOAD11	1802	223	218									
LOAD12	190F	258	182									
LOAD13	18FA	248	254									
LOADS	1 D 0 E	746	751									
LOADS	1 D 1 D	754	744									
LOAD7	1D2E	764	****									
LOADS	1D30	765	772									
MODE	00FF	91	686	705	967							
MODIFY	1E15	.884	863									
MMIENT	1FFA	1213	****									
NMIP27	1BFA	517	1010									
NMIT NMIV	1010	603 111	1213 603									
ONE	17FA 199E	353	336	339								
DNEKEY	1502	1040	1116	337								
DNE1	1981	355	356	368								
ONE2	1980	361	362	2020								
OPEN	1500	1185	796	828								
DUTET	1961	309	141	15.7	159							
DUTBTO	195E	308	144	146	174							
DUTCH	1EA0	984	787	910	934							
DUTCHT	1978	333	132	138	155	164						
DUTSP	1696	983	831	835								
DUT1	1EB4	998	999									
PACK	1FAC	1164		1155								
PACKT	1800	413	251	405	407							
PACKT1	180F	481	418									
PACKTS	1815	426	429									
PACKT3	1822	433	414	416	4.070							
PADD	1741	59		1061								
PBDD	1743	61 717	128	496	972							
PCCMD PCH	10DC 00F0	717 - 73	671 594	719								
POL	00F0	78	591	717								
PLLCAL	186B	493	517	518	519							
PLL1	1875	498	499	511	010							
PLL2	1884	505	506									
POINTH	00FB	87	170	272	595	696	720	737	790	843	881	897
			1106	1188								
POINTL	00FA	86	169	271	592	688	691	695	718	740	747	788
			812	833	845	877	879	886	900	1058	1104	1186
PREG	0 0F 1	74	589	847								
PRTBYT	1E3B	917	795	800	802	807	813	820	822	834	898	901
PRTPNT	1E1E	897	797	809	830							
PRTST	1E31	909	642	767	912							
PRT1	1E3A	913	****		450							
RDBIT	1841	457 447	200 440	441	458							
RDBIT2 RDBIT3	1A53 1A50	467 464	468 465									
RDBIT4	1863	476	477									
RDBYT	19F3	404	223	233	236	241	243	261	264			
RDBYT2	19F9	406	***			- T	L. T.L					
RDCHT	1824	439	209	216	248	404	406					
RDCHT1	1829	441	446		- · -							

SYMBOL	VALUE	LIME DEFIN	ED	(	ROSS-	-REFER	RENCES					
READ RST RSTENT RSTP27 RSTV RTRN SAD SAH SAL SAVE SAVE1 SAVE2	1068 1022 1FFC 1FFC 17FC 1002 17F6 17F5 1000 1005	648 606 1214 518 112 838 58 104 103 587 590	870 1214 **** **** 859 615 145 143 ***	887 623 283 281	638	650	943	948	1044	1089	1091	
SAVX	17E9	98	198 430	201 439	202 442	203 443	204 444	333 448	334 451	345	346	427
SBD	1742	60	126	195	360	366	383	389	457	467	494	503
SCAN		. 854	510 1049 652	766	974 1090	987	989	998			1008	
SCAND SCANDS	1 DDB 1F19 1F1F	1057 1060	657 ****	662	864							
SCAND1 SHOW SHOW1 SPACE	1F28 1DAC 1DAF 1DA9	1066 829 830 828	1076 839 643 855	882								
SPUSER	00F2	75	599	608	841							
START STEP	104F 10D3	636 708	171 768 677	273 872	601	616	658	661	669	706	709	721
STV SYMC SYMC1	1DFE 1891 1896	872 197 200	857 211 206	220								
SYNC2 TAB	18AB 1871	209 182	213 189	191								
TABLE TEMP	1FE7 00FC	1202 88	1087 684	689	917	923	925	1085	1099			
TIMH TMPX TOP	17F4 00FD 1FD5	102 89 1197	1011 940 909	1016 958	1017	1023 1004						
TTYKB TTYKB1 UPDATE UPDAT1	1077 1070 1FBB 1F01	657 659 1172 1177	639 663 1169 1181	650 665								
UPDATS VEB	1FCB 17EC	1177 1183 99		1167 148 282	150 284		184 397	188 399	190	198	235	238
XREG YREG ZRO ZRO1	00F41 00F5 1904 1907	77 78 376 378	597 596 341 379	849 850 342 391				- 3 -				
ZRO2	19D6	384	385									

```
# SYMBOLS = 204 (LIMIT = 400) # BYTES = 1690 (LIMIT = 4096)
# LIMES = 1242 (LIMIT = 1500) # XREFS = 646 (LIMIT = 900)
STOP 0
```



# MOSTECHNOLOGY, INC

VALLEY FORGE CORPORATE CENTER

950 RITTENHOUSE ROAD, NORRISTOWN, PA. 19401

TEL: (215) 666-7950 TWX:510/660/4033