

## Design Overview

Page 2  
Amp. Board Connector  
PS I/O Connector

Page 7  
PS DRAM

Page 3  
Firewire Controller  
Firewire Connectors

Page 8  
PS Boot  
JTAG Connector

Page 4  
PL Generic I/O

Page 9  
Power Connections

Page 5  
PL Ethernet Ports  
PL Ethernet Connectors

Page 10  
Power Supplies  
Power Connector

Page 6  
MicroSD Connector  
Console Connector

### General Conventions:

Signal names beginning with a '/' are active low

Directive ▼ indicates that after reviewing the design, the "No Driving Source" warning is suppressed on this pin

Unless Specified Otherwise:

All resistors are 1% metal film, 0201 (1/20W), 0402 (1/16W) or 0603 (1/10W)

All non-polarized capacitors are ceramic


All ceramic capacitors up to and including 1,000pF are NPO, 25V or higher, 5% or better

All ceramic capacitors over 1,000pF up to and including 1.0uF are X7R, 16V or higher, 10% or better

All ceramic capacitors over 1.0uF up to and including 10uF are X5R or better, 10V or higher, 20% or better

All ceramic capacitors over 10uF are of type X5R or better and the specified voltage, 20% or better


All polarized capacitors are Organic Tantalum, of the specified manufacturer/family and voltage, 20% or better



Title: <b>IEEE-1394/Ethernet FPGA Controller</b>		
Part No:	Rev: 3.2	Print Date: 10/8/2024
File Name: S01.SchDoc		Sheet 1 of 10

 LABORATORY FOR  
Computational  
Sensing + Robotics  
THE JOHNS HOPKINS UNIVERSITY  
<http://lcsr.jhu.edu>

# I/O Connectors




Title:  
**IEEE-1394/Ethernet FPGA Controller**

Part No: Rev: 3.2 Print Date: 10/8/2024

File Name: S02.SchDoc



# FireWire Controller & Connectors



Drawing Title: IEEE-1394/Ethernet FPGA Controller

Sheet: 3

Rev: 3.2

F


Title: <b>IEEE-1394/Ethernet FPGA Controller</b>		
Part No:	Rev:	Print Date: 10/8/2024
File Name: S03.SchDoc		



LABORATORY FOR  
Computational  
Sensing + Robotics  
THE JOHNS HOPKINS UNIVERSITY  
<http://icsr.jhu.edu>

Sheet 3 of 10

# PL Generic I/O



Drawing Title:  
IEEE-1394/Ethernet FPGA Controller

Sheet: 4

Rev: 3.2


Title: <b>IEEE-1394/Ethernet FPGA Controller</b>		
Part No:	Rev:	Print Date: 10/8/2024
File Name: S04.SchDoc		



LABORATORY FOR  
Computational  
Sensing + Robotics  
THE JOHNS HOPKINS UNIVERSITY  
<http://icsr.jhu.edu>

F

## PL Ethernet Ports



Pin	Name	Default Value	Config Value	Description
22	PHYAD0	1		001 => PHY Address 001
27	PHYAD1	0		
26	PHYAD2	0		
23	PLLOFF	0		PLL always on
24	TXDLY	0		TxC Not Delayed
25	RXDLY	1		RxC Delayed by 2ns
32	CFG-EXT	0		Internal LDO for I/O pins
33	LDO0	1	0	10 => 1.8V
34	LDO1	0	1	

The circuit diagram shows two parallel paths originating from a node labeled **VCC3**. Each path contains a resistor: **R68** and **R69** respectively. The outputs of these resistors converge at a common ground node. Blue wavy lines above the top path indicate signal flow to an output labeled **e1-LED2**, and blue wavy lines above the bottom path indicate signal flow to an output labeled **e1-LED1**.

Title:	IEEE-1394/Ethernet FPGA Controller	
Part No:	Rev: 3.2	Print Date: 10/8/2024




LABORATORY FOR  
Computational  
Sensing + Robotics  

---

THE JOHNS HOPKINS UNIVERSITY  
<http://lcsr.jhu.edu>

# PS Micro-SD & Console



Drawing Title: IEEE-1394/Ethernet FPGA Controller

Sheet: 6



Rev: 3.2

Title: <b>IEEE-1394/Ethernet FPGA Controller</b>		
Part No:	Rev:	Print Date:
File Name: S06.SchDoc		



Sheet 6 of 10


# PS DRAM



Note:

The 0.75V plane is used as a reference plane for routing DRAM signals.

The plane itself requires bypass caps to AC couple it to the ground planes.





Title:  
IEEE-1394/Ethernet FPGA Controller  
Part No: Rev: Print Date:  
3.2 10/8/2024  
File Name: S07.SchDoc




LABORATORY FOR  
Computational  
Sensing + Robotics  
THE JOHNS HOPKINS UNIVERSITY  
<http://lcsr.jhu.edu>

# PS Boot & JTAG

FPGA  
JTAG  
Port



2[1C], 10[5E] PGOOD



## Boot Options

MIO	Name	Signal	Value	Description
2	BOOT[3]	QSPI-D0	0	JTAG: Cascade Mode
3	BOOT[1]	QSPI-D1	0	000: JTAG
4	BOOT[2]	QSPI-D2	0/1	100: QSPI
5	BOOT[0]	QSPI-D3	1	110: uSD Card
6	BOOT[4]	QSPI-CLK	0	PLL Enabled
7	VMODE[0]	MIO7	0	Bank 500: 3.3V
8	VMODE[1]	MIO8	0	Bank 501: 3.3V

Title:  
**IEEE-1394/Ethernet FPGA Controller**




Part No.: Rev: Print Date:  
3.2 10/8/2024

File Name: S08.SchDoc



Sheet 8 of 10

# Power Pins



# Power Supplies

