# MIPS Reference Data



1

#### CORE INSTRUCTION SET

CORE INSTRUCTION SET						
	MNE-				OPCODE/	
	MON-				FUNCT	
NAME	IC	MAT		(1)	(Hex)	
Add	add	R		(1)	0 / 20 <sub>hex</sub>	
Add Immediate	addi	I		)(2)	8 <sub>hex</sub>	
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	$9_{ m hex}$	
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		$0/21_{hex}$	
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 <sub>hex</sub>	
And Immediate	andi	I		(3)	$c_{\text{hex}}$	
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 <sub>hex</sub>	
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 <sub>hex</sub>	
Jump	j	J	PC=JumpAddr	(5)	2 <sub>hex</sub>	
Jump And Link	jal	J	R[31]=PC+4;PC=JumpAddr	(5)	3 <sub>hex</sub>	
Jump Register	jr	R	PC=R[rs]		0 / 08 <sub>hex</sub>	
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	0 / 24 <sub>hex</sub>	
Load Halfword Unsigned	1hu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	0 / 25 <sub>hex</sub>	
Load Upper Imm.	lui	1	$R[rt] = \{imm, 16'b0\}$	i	$f_{\text{hex}}$	
Load Word	lw	1	R[rt] = M[R[rs] + SignExtImm]	(2)	23 <sub>hex</sub>	
Nor	nor	R	$R[rd] = \sim (R[rs]   R[rt])$		0 / 27 <sub>hex</sub>	
		R	R[rd] = R[rs]   R[rt]		0 / 25 <sub>hex</sub>	
Or	or	I		(3)	d <sub>hex</sub>	
Or Immediate	ori		R[rt] = R[rs]   ZeroExtImm	(2)	0 / 2a <sub>hex</sub>	
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0 R[rt] = (R[rs] < SignExtImm)			
Set Less Than Imm.	slti	I	?1:0	(2)	a <sub>hex</sub>	
Set Less Than Imm. Unsigned	sltin	ıI	R[rt] = (R[rs] < SignExtImm) ? 1:0 (2)	)(6)	$b_{\text{hex}}$	
Set Less Than Unsigned	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)		
Shift Left Logical	sll	R	$R[rd] = R[rs] \le shamt$		0 / 00 <sub>hex</sub>	
Shift Right Logical	srl	R	R[rd] = R[rs] >> shamt		0 / 02 <sub>bex</sub>	
Store Byte	sb	I	M[R[rs]+SignExtlmm](7:0) = R[rt](7:0)	(2)	28 <sub>hex</sub>	
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 <sub>hex</sub>	
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)	******	
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)		
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 <sub>hex</sub>	
www.meat.tremes.exe. 2000/950 C. 200/01/20	(1) M	ay cat	ise overflow exception			
			$Imm = \{ 16\{immediate[15]\}, imn$	nedi	ate }	
			$lmm = \{ 16\{1b'0\}, immediate \}$	ad:	uto 2260.)	
			$Addr = \{ 14\{immediate[15]\}, immodiate = \{ PC[31:28], address, 2'b0 \}$		nc, 2 00 }	
	(6) 0	p/ it	lai devel employed symbols (		a aoman I	

#### **BASIC INSTRUCTION FORMATS**

	opco	ode	rs	rt	rd	shamt	funct	
	31	26 25	21 20	1	6 15	11 10	6.5	(
	opco	ode	rs	п		immed	iate	
	31	26 25	21 20	1	6 15			0
	opco	ode			address			
į	31	26 25						0

(6) Operands considered unsigned numbers (vs. 2 s comp.)

	MINE-			LIVII / FI/
	MON-	FOR-		<b>FUNCT</b>
NAME	IC	MAT	OPERATION	(Hex)
Branch On FP True	bc1t	FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False	bclf	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	$L_0=R[rs]/R[rt]; Hi=R[rs]\%R[rt]$	0//-1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add Double	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}$	11/11//0
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10//y
FP Compare Double	c.x.d*	FR	FPcond = $({F[fs],F[fs+1]})$ op ${F[ft],F[ft+1]})$ ? 1:0	11/11//y
* (x is eq, 1t, 0	rle) (	op is	=-, <, or <=) ( y is 32, 3c, or 3e)	
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide Double	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[fl],F[fl+1]}$	11/11//3
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply Double	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} * {F[ft],F[ft+1]}$	11/11//2
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1

 ${F[fd],F[fd+1]} = {F[fs],F[fs+1]}$ 

F[rt+1]=M[R[rs]+SignExtImm+4]

F[rt]=M[R[rs]+SignExtImm]

F[rt]=M[R[rs]+SignExtImm];

{F[ft],F[ft+1]}

2

OPCODE/ FMT / FT/

11/11/--/1

0 /--/--/10

0 /--/--/12

16 /0/--/0

0/--/--/18

(6) 0/--/--/19

(2) 39/--/--

(2) 3d/--/--

(2) 31/--/--

(2) 35/--/--

### FLOATING POINT INSTRUCTION FORMATS

sub.d FR

mflo R

mult R

swcl l

sdcl

ldc1 I

mfhi R R[rd] = Hi

R[rd] = Lo

R[rd] = CR[rs]

 ${Hi,Lo} = R[rs] * R[rt]$ 

 $\{Hi,Lo\} = R[rs] * R[rt]$ 

M[R[rs]+SignExtImm] = F[rt] M[R[rs]+SignExtImm] = F[rt];

M[R[rs]+SignExtImm+4] = F[rt+1]

lwc1

ARITHMETIC CORE INSTRUCTION SET

MNF-

FR	opcode	3	fmt	ft		fs	fd	func	1
	31	26 25	21	20	16 15	11	10	6 5	(
FI	opcode	e	fmt	fi			immedi	ate	
	31	26 25	21	20	16 15				(

#### PSEUDO INSTRUCTION SET

FP Subtract

Load FP Single

Move From Hi

Move From Lo

Store FP Single

Move From Control mfc0

Multiply Unsigned multu R

Double

Load FP

Double

Multiply

Store FP

Double

MONIC	OPERATION
	01 212 11707
blt	if(R[rs] < R[rt]) PC = Label
bgt	if(R[rs]>R[rt]) PC = Label
ble	$if(R[rs] \le R[rt]) PC = Label$
bge	if(R[rs] >= R[rt]) PC = Label
li	R[rd] = immediate
nove	R[rd] = R[rs]
	blt bgt ble bge li

## REGISTER NAME, NUMBER, USE, CALL CONVENTION

NIANE	NUMBER	USE	PRESERVED ACROSS A CALL?	
NAME	NUMBER	USE		
\$zero	0	The Constant Value 0	N.A.	
\$at	1	Assembler Temporary	No	
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No	
\$a0-\$a3	4-7	Arguments	No	
\$t0-\$t7	8-15	Temporaries	No	
\$s0-\$s7	16-23	Saved Temporaries	Yes	
\$t8-\$t9	24-25	Temporaries	No	
\$k0-\$k1	26-27	Reserved for OS Kernel	No	
\$gp	28	Global Pointer	Yes	
\$sp	29	Stack Pointer	Yes	
\$fp	30	Frame Pointer	Yes	
Sra	31	Return Address	Yes	

Copyright 2005 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 3rd ed.