-
Notifications
You must be signed in to change notification settings - Fork 0
/
hlet_rtm.h
622 lines (575 loc) · 16.5 KB
/
hlet_rtm.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
/*BEGIN_LEGAL
Intel Open Source License
Copyright (c) 2002-2012 Intel Corporation. All rights reserved.
Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are
met:
Redistributions of source code must retain the above copyright notice,
this list of conditions and the following disclaimer. Redistributions
in binary form must reproduce the above copyright notice, this list of
conditions and the following disclaimer in the documentation and/or
other materials provided with the distribution. Neither the name of
the Intel Corporation nor the names of its contributors may be used to
endorse or promote products derived from this software without
specific prior written permission.
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE INTEL OR
ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
END_LEGAL */
/*
* Inline functions for elided HLE locks and RTM.
* These are simple examples used for testing, they are not necessarily
* of production quality...
*
* If you use this outisde the testing system, then you need to ensure that
* the correct symbols are defined to select the target cpu.
*/
#ifndef __HLE_RTM_H
#define __HLE_RTM_H
#define FUND_CPU_IA32 1
#define FUND_CPU_INTEL64 2
#define FUND_OS_WINDOWS 1
#define FUND_OS_LINUX 2
/* Instruction prefixes */
#define OP_XACQUIRE 0xF2
#define OP_XRELEASE 0xF3
#define OP_LOCK 0xF0
#define STRINGIZE_INTERNAL(arg) #arg
#define STRINGIZE(arg) STRINGIZE_INTERNAL(arg)
#if TARGET_WINDOWS
#ifndef _WINDEF_
// from msdn : Windows Data Types
#define WINAPI __stdcall
typedef unsigned long DWORD;
#if __cplusplus
extern "C" {
#endif
void WINAPI Sleep( DWORD millisec );
long WINAPI SwitchToThread(void);
#if __cplusplus
}
#endif
#endif /* _WINDEF_ */
#endif /* TARGET_WINDOWS */
#if TARGET_WINDOWS
# define yield() SwitchToThread()
#else
# include <sched.h>
# define yield() sched_yield()
#endif
#include "hle_stdint.h"
static __inline int tryElidedLock( int* l )
{
int value = 1;
#if TARGET_WINDOWS
# if TARGET_IA32
__asm {
mov eax,l
mov edx,value
_emit OP_XACQUIRE
_emit OP_LOCK
xchg edx, dword ptr [eax]
mov value, edx
}
# else
__asm {
mov rax,l
mov edx,value
_emit OP_XACQUIRE
_emit OP_LOCK
xchg edx, dword ptr [rax]
mov value, edx
}
# endif
#else
__asm__ volatile (".byte " STRINGIZE(OP_XACQUIRE)"; lock; xchgl %0, 0(%1);"
: "=r"(value), "=r"(l) : "0"(value), "1"(l) : "memory" );
#endif
return value != 1;
}
static __inline void pauseInstruction()
{
#if TARGET_WINDOWS
__asm pause
#else
__asm__ volatile ("pause");
#endif
}
static __inline void hle_machine_pause( int delay ) {
int i;
for( i=0; i<delay; ++i ) {
pauseInstruction();
}
}
static __inline void exp_backoff( int* cp ) {
if( *cp<=16 ) {
hle_machine_pause( *cp );
/* Pause twice as long the next time. */
*cp *= 2;
} else {
yield();
}
}
/*!
* Elided lock based on xchg.
*
* Starting from the HLE emulator release v2556, the 'LOCK' prefix
* is NOT REQUIRED for xchg. Having it is also allowed.
* Whether LOCK is present or not, HLE will recognize this as a valid
* elided lock sequence.
* @param [in] l -- address to the lock word
*/
static __inline void elidedLock( int* l )
{
if( !tryElidedLock( l ) ) {
/*
* We failed to claim the lock, but we probably *are* executing
* speculatively. If we try to claim the lock again, we'll fail
* again until the holder releases it. When the lock is freed,
* all waiting threads that are speculatively trying to claim the
* lock would abort because releasing the lock changes the lock
* value. All threads then try to claim the lock non-speculatively
* (hence, the lemmings effect). Therefore we want to abort the
* speculation here and then try to reclaim the lock speculatively
* again. The pauseInstruction() instruction does that for us.
*/
int count = 1;
do {
exp_backoff( &count );
} while ( !tryElidedLock( l ) );
}
}
static __inline void test_and_elidedLock( int* l )
{
do {
int count = 1;
while( *l==1 )
exp_backoff( &count );
} while( !tryElidedLock( l ) );
}
/*!
* Elided unlock using xchg,
* though 'mov' would be semantically OK
* @param [in] l -- address to the lock word
*/
static __inline void elidedUnlock( int* l )
{
int value = 0;
#if (TARGET_WINDOWS)
# if (TARGET_IA32)
__asm {
mov eax,l
mov edx,value
_emit OP_XRELEASE
_emit OP_LOCK
xchg edx,dword ptr [eax]
}
# else
__asm {
mov rax,l
mov edx,value
_emit OP_XRELEASE
_emit OP_LOCK
xchg edx,dword ptr [rax]
}
# endif
#else
__asm__ volatile (".byte " STRINGIZE(OP_XRELEASE)"; lock; xchgl %0, 0(%1)" :
"=r"(value), "=r"(l) : "0"(value), "1"(l) : "memory" );
#endif
}
/*!
* Elided lock based on increment.
* @param [in] l -- address to the lock word
*/
static __inline void elidedLockInc( int* l )
{
#if TARGET_WINDOWS
# if TARGET_IA32
__asm {
mov eax,l
_emit OP_XACQUIRE
_emit OP_LOCK
inc dword ptr [eax]
}
# else
__asm {
mov rax,l
_emit OP_XACQUIRE
_emit OP_LOCK
inc dword ptr [rax]
}
# endif
#else
__asm__ volatile (".byte " STRINGIZE(OP_XACQUIRE)"; lock; incl (%0)" : :"r" (l):"memory");
#endif
}
/*!
* Elided unlock based on increment.
* @param [in] l -- address to the lock word
*/
static __inline void elidedUnlockDec( int* l )
{
#if (TARGET_WINDOWS)
# if (TARGET_IA32)
__asm {
mov eax,l
_emit OP_XRELEASE
_emit OP_LOCK
dec dword ptr [eax]
}
# else
__asm {
mov rax,l
_emit OP_XRELEASE
_emit OP_LOCK
dec dword ptr [rax]
}
# endif
#else
__asm__ volatile (".byte "STRINGIZE(OP_XRELEASE)"; lock; decl (%0)" : :"r" (l):"memory");
#endif
}
/* Elision friendly ticket lock.
* This works, but may not really be worthwhile, since it suffers from the Lemming effect,
* and it's unclear why you would be using a ticket lock if you don't expect it to have
* people queued on it...
*/
struct MyTicketLock
{
int volatile MyTicketLockHead; /* Ticket currently being serviced */
int volatile MyTicketLockTail; /* Next free ticket to be taken */
};
static int claimElidedTicket( struct MyTicketLock* tl )
{
register int myTicket;
#if (TARGET_WINDOWS)
# if (TARGET_IA32)
_asm {
mov eax,1;
mov ecx,tl;
_emit OP_XACQUIRE;
_emit OP_LOCK;
xadd [ecx].MyTicketLockTail,eax;
mov myTicket, eax;
}
# else
_asm {
mov eax,1;
mov rcx,tl;
_emit OP_XACQUIRE;
_emit OP_LOCK;
xadd [rcx].MyTicketLockTail,eax;
mov myTicket, eax;
}
# endif
#else
myTicket = 1;
__asm__ volatile (".byte " STRINGIZE(OP_XACQUIRE) ";"
"lock; xadd %0,4(%1)" : "=r"(myTicket) : "r"(tl), "0"(myTicket) : "memory");
#endif
return myTicket;
}
static void waitForMyTurn (struct MyTicketLock *tl, int myTicket)
{
int count = 1;
/* Wait for our turn */
while( myTicket!=tl->MyTicketLockHead )
exp_backoff( &count );
}
static void releaseElidedTicketLock (struct MyTicketLock *tl)
{
/* Only the unlocker ever writes to MyTicketLockHead, so there's no need
* to use a locked increment on it. Logically we need an sfence
* before the increment, except that the previous memory operation
* was the lock cmpxchg, which is a fence anyway, so there are no
* writes which haven't already been fenced that could drop below
* the increment.
*
* The logic here is that if no-one has claimed another ticket, then
* we put our ticket back, otherwise we increment the MyTicketLockHead so that
* people with later tickets get served.
*/
#if (TARGET_WINDOWS)
# if (TARGET_IA32)
_asm {
mov ebx,tl ;
mov eax,[ebx].MyTicketLockHead ;
mov ecx, eax ;
inc eax ; Compute expected MyTicketLockTail if no-one has claimed a ticket
_emit OP_XRELEASE;
lock cmpxchg [ebx].MyTicketLockTail,ecx;
jz UnLocked ; No one had, so we succesfully put our ticket back
inc [ebx].MyTicketLockHead; ; Someone has claimed another so we must increment MyTicketLockHead
UnLocked:
}
# else
_asm {
mov rbx,tl
mov eax,[rbx].MyTicketLockHead;
mov ecx, eax
inc eax
_emit OP_XRELEASE;
lock cmpxchg [rbx].MyTicketLockTail,ecx;
jz UnLocked;
inc [rbx].MyTicketLockHead;
UnLocked:
}
# endif
#else
int headValue = tl->MyTicketLockHead;
int nextValue = headValue+1;
__asm__ volatile (
" .byte " STRINGIZE(OP_XRELEASE) ";"
" lock; cmpxchgl %0,4(%1);"
" jz 1f;"
" incl (%1);"
"1:": "=r"(headValue) : "r"(tl), "0"(headValue), "a"(nextValue) : "memory");
#endif
}
/* RTM Functions */
/*!
* Enter speculative execution mode.
*/
static __inline int XBegin()
{
int res = 1;
/* Note that %eax must be noted as killed, because the XSR is returned
* in %eax on abort. Other register values are restored, so don't need to be
* killed.
* We must also mark res as an input and an output, since otherwise the
* res=1 may be dropped as being dead, whereas we do need that on the
* normal path.
*/
#if TARGET_WINDOWS
__asm {
_emit 0xC7
_emit 0xF8
_emit 2
_emit 0
_emit 0
_emit 0
jmp L2
mov res, 0
L2:
}
#else
__asm__ volatile ("1: .byte 0xC7; .byte 0xF8;\n"
" .long 1f-1b-6\n"
" jmp 2f\n"
"1: xor %0,%0\n"
"2:"
:"=r"(res):"0"(res):"memory","%eax");
#endif
return res;
}
/*!
* Transaction end
*/
static __inline void XEnd()
{
#if TARGET_WINDOWS
__asm {
_emit 0x0f
_emit 0x01
_emit 0xd5
}
#else
__asm__ volatile (".byte 0x0f; .byte 0x01; .byte 0xd5" :::"memory");
#endif
}
/*!
* Transaction abort, with immediate zero.
*/
static __inline void XAbort()
{
#if (TARGET_WINDOWS)
__asm {
_emit 0xc6
_emit 0xf8
_emit 0x00
}
#else
__asm__ volatile (".byte 0xC6; .byte 0xF8; .byte 0x00" :::"memory");
#endif
}
/*!
* Additional version of XBegin which returns -1 on speculation,
* and the value of EAX on an abort.
*/
static __inline int XBeginEax()
{
int res = -1;
#if TARGET_WINDOWS
#if TARGET_INTEL64
_asm {
_emit 0xC7
_emit 0xF8
_emit 2
_emit 0
_emit 0
_emit 0
jmp L2
mov res, eax
L2:
}
#else /* TARGET_IA32 */
_asm {
_emit 0xC7
_emit 0xF8
_emit 2
_emit 0
_emit 0
_emit 0
jmp L2
mov res, eax
L2:
}
#endif /* TARGET_INTEL64 */
#else /* LINUX */
/* Note that %eax must be noted as killed (clobbered), because
* the XSR is returned in %eax(%rax) on abort. Other register
* values are restored, so don't need to be killed.
*
* We must also mark 'res' as an input and an output, since otherwise
* 'res=-1' may be dropped as being dead, whereas we do need the
* assignment on the successful (i.e., non-abort) path.
*/
#if TARGET_INTEL64
__asm__ volatile ("1: .byte 0xC7; .byte 0xF8;\n"
" .long 1f-1b-6\n"
" jmp 2f\n"
"1: movl %%eax,%0\n"
"2:"
:"=r"(res):"0"(res):"memory","%eax");
#else /* if TARGET_IA32 */
__asm__ volatile ("1: .byte 0xC7; .byte 0xF8;\n"
" .long 1f-1b-6\n"
" jmp 2f\n"
"1: movl %%eax,%0\n"
"2:"
:"=r"(res):"0"(res):"memory","%eax");
#endif /* TARGET_INTEL64 */
#endif /* TARGET_WINDOWS */
return res;
}
/* This is a macro, the argument must be a single byte constant which
* can be evaluated by the inline assembler, since it is emitted as a
* byte into the assembly code.
*/
#if TARGET_WINDOWS
#define emitXAbort(ARG) \
_asm _emit 0xc6 \
_asm _emit 0xf8 \
_asm _emit ARG
#else
#define emitXAbort(ARG) \
__asm__ volatile (".byte 0xC6; .byte 0xF8; .byte " STRINGIZE(ARG) :::"memory");
#endif
/* isintx */
#if TARGET_WINDOWS
#define emitXTEST() \
_asm _emit 0x0F \
_asm _emit 0x01 \
_asm _emit 0xD6
#else
#define emitXTEST() \
__asm__ volatile (".byte 0x0F; .byte 0x01; .byte 0xD6" :::"memory");
#endif
static __inline int IsInTx()
{
#if TARGET_WINDOWS
int8_t res = 0;
emitXTEST()
__asm {
setz ah
mov res, ah
}
return res==0;
#else
int8_t res = 0;
__asm__ __volatile__ (".byte 0x0F; .byte 0x01; .byte 0xD6;\n"
"setz %0" : "=r"(res) : : "memory" );
#endif
return res==0;
}
/* xnmov */
#if TARGET_WINDOWS
#define emitXNMOV() \
_asm _emit 0x0F \
_asm _emit 0x38 \
_asm _emit 0xF4
#define emitOperandModifier() _asm _emit 0x66
#define emitOperandModifierRexW() _asm _emit 0x48
#else
#define emitXNMOV() __asm__ volatile (".byte 0x0F; .byte 0x38; .byte 0xF4;" :::"memory")
#define emitOperandModifier66() __asm__ volatile (".byte 0x66;" :::"memory")
#define emitOperandModifierRexW() __asm__ volatile (".byte 0x48;" :::"memory")
#endif
#if TARGET_WINDOWS
#define EMIT_SIZE_MODIFIER_SIZE_MOD_16 _emit 0x66
#define EMIT_SIZE_MODIFIER_SIZE_MOD_64 _emit 0x48
#define EMIT_SIZE_MODIFIER_SIZE_MOD_NONE
/* datatype, addr width, addr reg, data width, data reg, size mod */
#define XNMOV_TEMPLATE(ADR,DT,AW,AR,DW,DR,SM) \
DT v; \
_asm { mov AR , ADR } \
_asm EMIT_SIZE_MODIFIER_##SM \
_asm _emit 0x0F \
_asm _emit 0x38 \
_asm _emit 0xF4 \
_asm _emit 0x00 \
_asm { mov v , DR } \
return v;
#if TARGET_IA32
#define ADDR_WIDTH l
#define RAX_EAX eax
#else /* TARGET_INTEL64 */
#define ADDR_WIDTH q
#define RAX_EAX rax
#endif /* TARGET_IA32 */
#define SIZE_MOD_16 16
#define SIZE_MOD_64 64
#define SIZE_MOD_NONE NONE
#else /* TARGET_LINUX */
/* datatype, addr width, addr reg, data width, data reg, size mod */
#define XNMOV_TEMPLATE(ADR,DT,AW,AR,DW,DR,SM) \
DT v; \
__asm__ __volatile__ ("mov" STRINGIZE(AW) " %0, %%" STRINGIZE(AR) "\n" : : "r"(ADR) : "memory" ); \
__asm__ __volatile__ (SM ".byte 0x0F; .byte 0x38; .byte 0xF4; .byte 0x00; \n" : : : "memory" ); \
__asm__ __volatile__ ("mov" #DW " %%" #DR ", %0\n" : "=r"(v) : : "memory" ); \
return v;
#if TARGET_IA32
#define ADDR_WIDTH l
#define RAX_EAX eax
#else /* TARGET_INTEL64 */
#define ADDR_WIDTH q
#define RAX_EAX rax
#endif /* TARGET_IA32 */
#define SIZE_MOD_16 ".byte 0x66; "
#define SIZE_MOD_64 ".byte 0x48; "
#define SIZE_MOD_NONE ""
#endif /* TARGET_WINDOWS */
static __inline int16_t read_nx_16( void* addr )
{
XNMOV_TEMPLATE(addr,int16_t,ADDR_WIDTH,RAX_EAX,w,ax,SIZE_MOD_16);
}
static __inline int32_t read_nx_32( void* addr )
{
XNMOV_TEMPLATE(addr,int32_t,ADDR_WIDTH,RAX_EAX,l,eax,SIZE_MOD_NONE);
}
#if TARGET_INTEL64
static __inline int64_t read_nx_64( void* addr )
{
XNMOV_TEMPLATE(addr,int64_t,ADDR_WIDTH,RAX_EAX,q,rax,SIZE_MOD_64);
}
#endif /* TARGET_INTEL64 */
#endif /* __HLE_RTM_H */