- 👋 Hi, I’m @jlong299
- 👀 I’m interested in RISC-V CPU & VPU design
Block or Report
Block or report jlong299
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories Loading
-
riscv-vector-interface
riscv-vector-interface PublicFVI (Flexible RISC-V Vector Interface) is a high-performance interface designed to connect a RISC-V vector core with a scalar core.
-
-
-
riscv-vector
riscv-vector PublicForked from IntelLabs/riscv-vector
Vector Acceleration IP core for RISC-V*
Scala
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.