Skip to content
/ FPU-1 Public
forked from danshanley/FPU

IEEE 754 floating point unit in Verilog

License

Notifications You must be signed in to change notification settings

jmge/FPU-1

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

25 Commits
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

FPU

IEEE 754 floating point unit in verilog

Alt Text

Generating test cases

python3 testgen.py op numTests

Example: python3 testgen.py SUB 5

Testing with Icarus verilog

To synthesize:

iverilog -o fpu fpu.v fpu_tb.v

To run:

vvp fpu

RTL viewer with yosys

yosys show_rtl.ys

About

IEEE 754 floating point unit in Verilog

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 79.3%
  • Python 20.7%