/
lpm_decode0.cmp
executable file
·53 lines (51 loc) · 1.71 KB
/
lpm_decode0.cmp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
--Copyright (C) 1991-2013 Altera Corporation
--Your use of Altera Corporation's design tools, logic functions
--and other software and tools, and its AMPP partner logic
--functions, and any output files from any of the foregoing
--(including device programming or simulation files), and any
--associated documentation or information are expressly subject
--to the terms and conditions of the Altera Program License
--Subscription Agreement, Altera MegaCore Function License
--Agreement, or other applicable license agreement, including,
--without limitation, that your use is for the sole purpose of
--programming logic devices manufactured by Altera and sold by
--Altera or its authorized distributors. Please refer to the
--applicable agreement for further details.
component lpm_decode0
PORT
(
data : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
eq0 : OUT STD_LOGIC ;
eq1 : OUT STD_LOGIC ;
eq10 : OUT STD_LOGIC ;
eq11 : OUT STD_LOGIC ;
eq12 : OUT STD_LOGIC ;
eq13 : OUT STD_LOGIC ;
eq14 : OUT STD_LOGIC ;
eq15 : OUT STD_LOGIC ;
eq16 : OUT STD_LOGIC ;
eq17 : OUT STD_LOGIC ;
eq18 : OUT STD_LOGIC ;
eq19 : OUT STD_LOGIC ;
eq2 : OUT STD_LOGIC ;
eq20 : OUT STD_LOGIC ;
eq21 : OUT STD_LOGIC ;
eq22 : OUT STD_LOGIC ;
eq23 : OUT STD_LOGIC ;
eq24 : OUT STD_LOGIC ;
eq25 : OUT STD_LOGIC ;
eq26 : OUT STD_LOGIC ;
eq27 : OUT STD_LOGIC ;
eq28 : OUT STD_LOGIC ;
eq29 : OUT STD_LOGIC ;
eq3 : OUT STD_LOGIC ;
eq30 : OUT STD_LOGIC ;
eq31 : OUT STD_LOGIC ;
eq4 : OUT STD_LOGIC ;
eq5 : OUT STD_LOGIC ;
eq6 : OUT STD_LOGIC ;
eq7 : OUT STD_LOGIC ;
eq8 : OUT STD_LOGIC ;
eq9 : OUT STD_LOGIC
);
end component;