Mastering Digital Design

with Verilog on FPGAs

John Wickerson

This lecture

- Arithmetic and logical operators in Verilog
- Clocked circuits
- Shift registers
- Converting from binary to binary-coded decimal (BCD)

Arithmetic and Logical Operators in Verilog

Integer Arithmetic

• Integer arithmetic without carries:

```
module add32 (a, b, sum);
  input[31:0] a, b;
  output[31:0] sum;
  assign sum = a + b;
endmodule
```

Integer arithmetic with carry-in and carry-out:

```
module add32_carry (a, b, cin, sum, cout);
  input[31:0] a, b;
  input cin;
  output[31:0] sum;
  output cout;
  assign {cout, sum} = a + b + cin;
  endmodule
```

What is the width of the +-operator?

```
~(4'b0101)
```

```
\sim (4'b0101) = \{\sim 0, \sim 1, \sim 0, \sim 1\}
```

```
\sim (4'b0101) = \{\sim 0, \sim 1, \sim 0, \sim 1\} = \{1, 0, 1, 0\}
```

```
\sim (4'b0101) = \{\sim 0, \sim 1, \sim 0, \sim 1\} = \{1, 0, 1, 0\} = 4'b1010
```

```
\sim (4'b0101) = \{\sim 0, \sim 1, \sim 0, \sim 1\} = \{1, 0, 1, 0\} = 4'b1010
 4'b0101 \& 4'b0011
```

```
\sim (4'b0101) = \{\sim 0, \sim 1, \sim 0, \sim 1\} = \{1, 0, 1, 0\} = 4'b1010

4'b0101 \& 4'b0011 = 4'b0001
```

• Bitwise operators:

```
\sim (4'b0101) = \{\sim 0, \sim 1, \sim 0, \sim 1\} = \{1, 0, 1, 0\} = 4'b1010

4'b0101 \& 4'b0011 = 4'b0001
```

Logical operators:

• Bitwise operators:

```
\sim (4'b0101) = \{\sim 0, \sim 1, \sim 0, \sim 1\} = \{1, 0, 1, 0\} = 4'b1010

4'b0101 \& 4'b0011 = 4'b0001
```

Logical operators:

```
!(4'b0101)
```

• Bitwise operators:

```
\sim (4'b0101) = \{\sim 0, \sim 1, \sim 0, \sim 1\} = \{1, 0, 1, 0\} = 4'b1010

4'b0101 \& 4'b0011 = 4'b0001
```

Logical operators:

```
!(4'b0101) = 0
```

• Bitwise operators:

```
\sim (4'b0101) = \{\sim 0, \sim 1, \sim 0, \sim 1\} = \{1, 0, 1, 0\} = 4'b1010

4'b0101 \& 4'b0011 = 4'b0001
```

Logical operators:

```
!(4'b0101) = 0
```

• Bitwise operators:

```
\sim (4'b0101) = \{\sim 0, \sim 1, \sim 0, \sim 1\} = \{1, 0, 1, 0\} = 4'b1010

4'b0101 \& 4'b0011 = 4'b0001
```

Logical operators:

```
!(4'b0101) = 0
```

```
&(4'b0101)
```

• Bitwise operators:

```
\sim (4'b0101) = \{\sim 0, \sim 1, \sim 0, \sim 1\} = \{1, 0, 1, 0\} = 4'b1010

4'b0101 \& 4'b0011 = 4'b0001
```

Logical operators:

```
!(4'b0101) = 0
```

```
&(4'b0101) = 0 & 1 & 0 & 1
```

• Bitwise operators:

```
\sim (4'b0101) = \{\sim 0, \sim 1, \sim 0, \sim 1\} = \{1, 0, 1, 0\} = 4'b1010

4'b0101 \& 4'b0011 = 4'b0001
```

Logical operators:

```
!(4'b0101) = 0
```

```
&(4'b0101) = 0 & 1 & 0 & 1 = 1'b0
```

Bitwise

~a	NOT
a&b	AND
a b	OR
a^b	XOR
a ~^ b	XNOR

Logical

!a	NOT
a && b	AND
a b	OR


What is the difference between ~a and !a?

Reduction

&a	AND
~&	NAND
	OR
~	NOR
٨	XOR


• If out is not assigned in an always block, the previous value must be retained.

```
module maybe mux 3to1
    (a, b, c, sel, out);
  input[1:0] sel;
  input a, b, c;
  output out;
  reg out;
  always @*
  begin
    case (sel)
      2'b00: out = a;
      2'b01: out = b;
      2'b10: out = c;
    endcase
  end
endmodule
```




 If out is not assigned in an always block, the previous value must be retained.

```
module maybe mux 3to1
    (a, b, c, sel, out);
  input[1:0] sel;
  input a, b, c;
  output out;
  reg out;
  always @*
  begin
    case (sel)
      2'b00: out = a;
      2'b01: out = b;
      2'b10: out = c;
    endcase
  end
endmodule
```




Could fix by preceding with a default assignment...

```
module maybe_mux_3to1
    (a, b, c, sel, out);
  input[1:0] sel;
  input a, b, c;
  output out;
  reg out;
  always @*
  begin
    out = 1'bX;
    case (sel)
      2'b00: out = a;
      2'b01: out = b;
      2'b10: out = c;
    endcase
  end
endmodule
```



Could fix by preceding with a default assignment...
 ... or by using a default case.

```
module maybe_mux_3to1
    (a, b, c, sel, out);
  input[1:0] sel;
  input a, b, c;
  output out;
  reg out;
  always @*
  begin
    case (sel)
      2'b00: out = a;
      2'b01: out = b;
      2'b10: out = c;
      default: out = 1'bX;
    endcase
  end
endmodule
```



An ALU

```
A[31:0]
           B[31:0]
                                F[2:0]
      R[31:0]
```

F[2:0]	R
{0,0,0}	A + B
{0,0,1}	A + 1
{0,1,0}	A - B
{0,1,1}	A - 1
$\{1,0,X\}$	A * B

```
module mux32two (a, b, sel, out);
                                                                               module alu (A, B, F, R);
  input sel;
                                                                                 input[31:0] A, B;
  input[31:0] a, b;
                                                                                 input[2:0] F;
                                          An ALU
  output[31:0] out;
                                                                                 output[31:0] R;
  assign out = sel ? b : a;
                                                                                 wire [31:0] w1,w2,w3,w4,w5;
 endmodule
                                                                                 mux32two add mux (B, 32'd1, F[0], w1);
                                                                                 mux32two sub mux (B, 32'd1, F[0], w2);
                                                                                 add32 (A, w1, w3);
        A[31:0]
                              B[31:0]
                                                                                 sub32 (A, w2, w4);
                                                                                 mul16 (A[15:0], B[15:0], w5);
                                                                                 mux32three (w3, w4, w5, F[2:1], R);
                                                                                endmodule
                                                                                          I \cap I \perp I \perp I
                                                                                         \{1,0,X\} A * B
                                   32'd1
               32'd1
                                                                                   module mux32three (a, b, c, sel, out);
                                                         F[0]
                                 0
                                                                                     input[1:0] sel;
                                                                                     input[31:0] a, b, c;
                                                                                     output[31:0] out;
                                                                                     reg[31:0] out;
                                     w2
                                                                                     always @*
                                                                                     begin
                                                                     F[2:0]
                                                                                       case (sel)
                                                                                         2'b00: out = a;
                                                                                         2'b01: out = b;
                                                                                        2'b10: out = c;
                                                                                         default: out = 32'bX;
                                   w4
                                                                                       endcase
                    w3
                                             w5
                                                                                     end
                                                                                   endmodule
                                 01
                           00
                                      10
module add32 (a, b, out);
                                                                       module mul16 (a, b, out);
 input[31:0] a, b;
                                                 F[2:1]
                                                                         input[15:0] a, b;
  output[31:0] out;
                                                                         output[31:0] out;
  assign out = a + b;
                                                                         assign out = a * b;
endmodule
                                        module sub32 (a, b, out);
                                                                       endmodule
                                          input[31:0] a, b;
                                          output[31:0] out;
                     R[31:0]
                                          assign out = a - b;
                                        endmodule
```


Clocked circuits

Sequential logic

```
module comb (a, b, sel, out);
  input a, b;
  input sel;
  output out;
  reg out;
  always @ (a or b or sel)
  begin
    if (sel) out = a;
    else out = b;
  end
endmodule
```


```
\begin{array}{c} a \\ b \\ \hline \\ sel \end{array} \quad \text{out}
```

```
module seq (a, b, sel, clk, out);
  input a, b;
  input sel, clk;
  output out;
  reg out;
  always @ (posedge clk)
  begin
    if (sel) out <= a;
    else out <= b;
  end
endmodule</pre>
```




Flip flop vs latch

• Latch:



• Flip flop:



Blocking vs non-blocking assignment

Two different types of procedural assigments:


```
always @*
  begin
  a = b & c;
  b = a + c;
end
```

The second statement is blocked from executing until the first statement has finished.

```
always @*
begin
    a <= b & c;
    b <= a + c;
end</pre>
```

All assignments performed in parallel.

Blocking vs non-blocking assignment



```
module sr_v1 (in, clk, out);
  input in, clk;
  output out;
  reg q1, q2, out;
  always @ (posedge clk)
  begin
    q1 = in;
    q2 = q1;
    out = q2;
  end
endmodule
```

```
module sr_v2 (in, clk, out);
  input in, clk;
  output out;
  reg q1, q2, out;
  always @ (posedge clk)
  begin
    q1 <= in;
    q2 <= q1;
    out <= q2;
  end
endmodule</pre>
```

A flexible clock tick

```
clktick
enable
clkin

clkin

tick

clkin

tick

clkin

tick

clkin

tick


clkin

tick
```

```
module clktick (clkin, enable, N, tick);
  parameter N_BIT = 16;
  input clkin; // clock input
  input enable; // low => clkin ignored
  input[N_BIT-1:0] N; // pulse every N+1 cycles
  output tick;
```


A flexible clock tick

```
module clktick (clkin, enable, N, tick);
  parameter N BIT = 16;
  input clkin; // clock input
  input enable; // low => clkin ignored
  input[N BIT-1:0] N; // pulse every N+1 cycles
  output tick;
  reg[N BIT-1:0] count;
  reg tick;
  initial tick = 1'b0;
  always @ (posedge clkin)
    if (enable == 1'b1)
      if (count == 0) begin
        tick <= 1'b1;
        count <= N;
      end else begin
        tick <= 1'b0;
        count <= count - 1'b1;</pre>
      end
endmodule
```




Cascading counters


 By connecting our clock tick module in series with a counter module, we can count milliseconds:



A clock divider

```
module clkdiv (clkin, enable, K, clkout);
  parameter K BIT = 16;
  input clkin; // clock input
  input enable; // low => clkin ignored
  input[K BIT-1:0] K;
  output tick; // F_{out} = F_{in} / (2*(K+1))
  reg[K BIT-1:0] count;
  reg clkout;
  initial clkout = 1'b0;
  always @ (posedge clkin)
    if (enable == 1'b1)
       if (count == 0) begin
         clkout <= ~clkout; // toggle output</pre>
         count <= K;
       end else
         count <= count - 1'b1;</pre>
endmodule
```





Shift registers


sreg[4]

data out


A shift register


```
data_in
                  sreg[1]
                                                      sreg[3]
                                    sreg[2]
  clk
                 module sreg4 (data out, data in, clk);
                    output data out;
                    input data in, clk;
                    reg[4:1] sreg;
                    initial sreg = 4'b0;
                    always @ (posedge clk) begin
                      sreq[4] <= sreq[3];</pre>
                      sreg[3] <= sreg[2];</pre>
                      sreg[2] <= sreg[1];</pre>
                      sreg[1] <= data in;</pre>
                    end
                    assign data out = sreg[4];
                 endmodule
```


A shift register





```
module sreg4 (data_out, data_in, clk);
  output data_out;
  input data_in, clk;
  reg[4:1] sreg;
  initial sreg = 4'b0;
  always @ (posedge clk)
    sreg <= {sreg[3:1], data_in};
  assign data_out = sreg[4];
endmodule</pre>
```













































• This LFSR corresponds to the polynomial $1 + x^3 + x^4$. Other LSFRs are possible, with different polynomials.


```
module lfsr4 (data_out, clk);
  output[4:1] data_out;
  input clk;
  reg[4:1] sreg;
  initial sreg = 4'b1;
  always @ (posedge clk)
    sreg <= {sreg[3:1], sreg[4] ^ sreg[3]};
  assign data_out = sreg;
endmodule</pre>
```


Binary to BCD


Binary to BCD


	binary-coded decimal (BCD)			8-bit binary	
	hundreds	tens	units		
				0111	1100
shift:			0	1111	100
shift:			01	1111	00
shift:			011	1110	0
shift:			0111	1100	
add 3:			1010	1100	
shift:		1	0101	100	
add 3:		1	1000	100	
shift:		11	0001	00	
shift:		110	0010	0	
add 3:		1001	0010	0	
shift:	1	0010	0100		














Binary to BCD

```
module bin2bcd8 (B, BCD_0, BCD_1, BCD_2);
   input [7:0] B; // binary input number
   output [3:0] BCD_0, BCD_1, BCD_2; // BCD digit LSD to MSD
   wire [3:0] w1,w2,w3,w4,w5,w6,w7;
   wire [3:0] a1,a2,a3,a4,a5,a6,a7;
   // Instantiate a tree of add3-if-greater than or equal to 5 cells
   // ... input is w_n, and output is a_n
   add3_ge5 A1 (w1,a1);
   add3_ge5 A2 (w2,a2);
   add3_ge5 A3 (w3,a3);
   add3_ge5 A4 (w4,a4);
   add3_ge5 A5 (w5,a5);
   add3_ge5 A6 (w6,a6);
   add3_ge5 A7 (w7,a7);
   // wire the tree of add3 modules together
   assign w1 = \{1'b0, B[7:5]\}; // wn is the input port to module An assign w2 = \{a1[2:0], B[4]\};
   assign w3 = \{a2[2:0], B[3]\};
   assign w4 = \{1'b0, a1[3], a2[3], a3[3]\};
assign w5 = \{a3[2:0], B[2]\};
   assign w6 = \{a4[2:0], a5[3]\};
   assign w7 = \{a5[2:0], B[1]\};
   // connect up to four BCD digit outputs
   assign BCD_0 = \{a7[2:0], B[0]\};
   assign BCD_1 = \{a6[2:0], a7[3]\};
   assign BCD_2 = \{2'b0,a4[3],a6[3]\};
endmodule
```

This lecture

- Arithmetic and logical operators in Verilog
- Clocked circuits
- Shift registers
- Converting from binary to binary-coded decimal (BCD)