Mastering Digital Design


with Verilog on FPGAs


John Wickerson


- The design of the spi2dac module
- How the ADC works
- Wrapping up

- The design of the spi2dac module
- How the ADC works
- Wrapping up

```
spi2dac
parameter TC = 5'd24;
reg [4:0] ctr;
always @ (posedge clk_50MHz)
  if (ctr==0) begin
    ctr <= TC;
    clk 1MHz <= ~clk 1MHz;</pre>
  end else ctr <= ctr - 1'b1;</pre>
                                 spi2dac
                                                                             shift_reg[15]
        data[9:0]
                                                                                         SDI
                                                           16-bit data shift register
                                                   1MHz
         50MHz
                                 1MHz
                                                                                        SCK
                         ÷50
                                                                                 &
                                                                                       CS
                                        dac_cs
           load
                        load detector
                                                                      spi
                                        dac_start
                                                                   controller
                                                                                       LDA
                                                                     FSM
                                                           1MHz
                       load
            idle
                                   high
                                                _dac_cs
        dac_start=0
                                dac_start=1
 ¬load
                                      ¬dac_cs
                       wait
         dac_cs
                                      ¬dac_cs
                    dac_start=0
```











- The design of the spi2dac module
- How the ADC works
- Wrapping up


- The design of the spi2dac module
- How the ADC works
- Wrapping up





























- An N-bit ADC takes N cycles to convert one sample
- Low power consumption
- Simple design with small circuit area
- Low latency
- More advanced designs are more efficient when the sampling rate is above 10MHz or N > 16.

- The design of the spi2dac module
- How the ADC works
- Wrapping up

Module aims

- To ensure that all MSc students reach a common competence level in RTL design using FPGAs in a hardware description language.
- To act as a revision exercise for those already competent in Verilog and FPGAs.

Grading

- This lab is part of the Coursework component of the MSc course.
- You must pass this component, but it does not count towards your final MSc grade.



Assessment

- Assessment will be via a 15-minute oral interview. This will assess:
 - how many parts of the experiment you have completed,
 - the extent to which you have understood the underlying principles of digital design, and
 - whether you have used a logbook (electronic or paper) to help you learn through planning and reflection.
- Please have your equipment set up and ready to demo.

Admin

- Final two labs: Tuesday 9th & 16th Nov at 0900–1200.
- Vivas: how about in the week beginning Monday 22nd Nov?