
# Mastering Digital Design


with Verilog on FPGAs


John Wickerson


- The design of the spi2dac module
- How the ADC works
- Wrapping up

- The design of the spi2dac module
- How the ADC works
- Wrapping up













- The design of the spi2dac module
- How the ADC works
- Wrapping up


- The design of the spi2dac module
- How the ADC works
- Wrapping up





























- An N-bit ADC takes N cycles to convert one sample
- Low power consumption
- Simple design with small circuit area
- Low latency
- More advanced designs are more efficient when the sampling rate is above 10MHz or N > 16.

- The design of the spi2dac module
- How the ADC works
- Wrapping up

#### Module aims

- To ensure that all MSc students reach a common competence level in RTL design using FPGAs in a hardware description language.
- To act as a revision exercise for those already competent in Verilog and FPGAs.

## Grading

- This lab is part of the Coursework component of the MSc course.
- You must pass this component, but it does not count towards your final MSc grade.



#### Assessment

- Assessment will be via a 15-minute oral interview. This will assess:
  - how many parts of the experiment you have completed,
  - the extent to which you have understood the underlying principles of digital design, and
  - whether you have used a logbook (electronic or paper) to help you learn through planning and reflection.
- Please have your equipment set up and ready to demo.

#### Admin

- **Final lab:** Today at 1300–1600.
- Teaching assistants: Mr Jianyi Cheng and Mr He Li.



