Skip to content
View josborja7castillo's full-sized avatar
Block or Report

Block or report josborja7castillo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. TFG-Final-Degree-Project TFG-Final-Degree-Project Public

    Final Degree Project as part of my Electronic Systems B. E

    C 1 1

  2. ALTERA_VGA_Controller ALTERA_VGA_Controller Public

    A simple VGA controller meant to be used with ALTERA FPGAs

    VHDL 1 1

  3. digilent-xdc digilent-xdc Public

    Forked from Digilent/digilent-xdc

    A collection of Master XDC files for Digilent FPGA and Zynq boards.

  4. caravel_example caravel_example Public

    Verilog

  5. dds-tsn dds-tsn Public

    Forked from NXP/dds-tsn

    Example project of DDS-TSN integration

    Python