Skip to content

Commit

Permalink
Merge pull request #20 from easyw/master
Browse files Browse the repository at this point in the history
Fix #19
  • Loading branch information
jsreynaud committed Nov 5, 2019
2 parents a56313f + da2a133 commit cdb3c49
Show file tree
Hide file tree
Showing 5 changed files with 229 additions and 9 deletions.
9 changes: 6 additions & 3 deletions CircularZone/CircularZone.py
Original file line number Diff line number Diff line change
Expand Up @@ -2,14 +2,17 @@
import pcbnew
from .CircularZoneDlg import CircularZoneDlg
import wx
import os


class CircularZone(pcbnew.ActionPlugin):

def defaults(self):
self.name = "Create a circular zone"
self.category = "Undefined"
self.description = ""
self.name = "Circular Zone\nKeepout Zone Generator"
self.category = "Modify PCB"
self.description = "Create a Circular Zone\nor a Circular Keepout Zone"
self.icon_file_name = os.path.join(os.path.dirname(__file__), "./round_keepout_area.png")
self.show_toolbar_button = True

def build(self, center_x, center_y, radius, keepout, edge_count):
sp = pcbnew.SHAPE_POLY_SET()
Expand Down
Binary file added CircularZone/round_keepout_area.png
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
216 changes: 216 additions & 0 deletions CircularZone/round_keepout_area.svg
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
11 changes: 6 additions & 5 deletions ViaStitching/FillArea.py
Original file line number Diff line number Diff line change
Expand Up @@ -349,11 +349,12 @@ def Run(self):
# timestmap again available
#target_tracks = filter(lambda x: (x.GetNetname().upper() == self.netname), self.pcb.GetTracks())
target_tracks = filter(lambda x: (x.GetNetname() == self.netname), self.pcb.GetTracks())
for via in target_tracks:
# pprint.pprint(via.GetTimeStamp())
if via.Type() == PCB_VIA_T:
if via.GetTimeStamp() == 33:
self.pcb.RemoveNative(via)
target_tracks_cp = list(target_tracks)
l = len (target_tracks_cp)
for i in range(l):
if target_tracks_cp[i].Type() == PCB_VIA_T:
if target_tracks_cp[i].GetTimeStamp() == 33:
self.pcb.RemoveNative(target_tracks_cp[i])
self.RefillBoardAreas()
return # no need to run the rest of logic

Expand Down
2 changes: 1 addition & 1 deletion ViaStitching/FillAreaAction.py
Original file line number Diff line number Diff line change
Expand Up @@ -71,7 +71,7 @@ def Run(self):
PopulateNets("GND", a)
modal_result = a.ShowModal()
if modal_result == wx.ID_OK:
wx.LogMessage('Via Stitching: Version 1.4')
wx.LogMessage('Via Stitching: Version 1.5')
if 1: # try:
fill = FillArea.FillArea()
fill.SetStepMM(float(a.m_StepMM.GetValue().replace(',', '.')))
Expand Down

0 comments on commit cdb3c49

Please sign in to comment.