```
1
 2 #define UCPHA0 1
 3 #define BAUD RATE 38400UL
 4 #define UBRR_VALUE ((F_CPU)/(2UL*BAUD_RATE))-1
 6 #include "nrf24.h"
7
 8 uint8_t payload_len;
9 uint8_t selectedChannel;
10
11 uint8_t MOTORIZED_BOARD_ADDR[5] =
                                       {0xF0,0xF0,0xF0,0xF0,0xC9};
12 uint8 t MAIN BOARD ADDR[5] =
                                             \{0xA4,0xA4,0xA4,0xA4,0xA4\};
13 uint8 t POWER BOARD ADDR[5] =
                                        \{0xF0,0xF0,0xF0,0xF0,0xF0\};
14
15 uint8_t* BOARD_ADDRESS[3] = {&MAIN_BOARD_ADDR[0], &POWER_BOARD_ADDR[0],
      &MOTORIZED BOARD ADDR[0]};
16 uint8_t* CURRENT_BOARD_ADDRESS = &POWER_BOARD_ADDR[0];
17
18
   uint8_t GENERAL_RF_CHANNEL = 112;
19
20
21
22 void nrf24_init()
23 {
24
       nrf24 setupPins();
25
       nrf24_ce_digitalWrite(LOW);
26
       nrf24_csn_digitalWrite(HIGH);
27 }
28
29 void nrf24_config(uint8_t channel, uint8_t pay_length)
30 {
31
        /* Use static payload length ... */
32
       payload_len = pay_length;
33
       selectedChannel = channel;
34
       // Set RF channel
35
       nrf24 configRegister(RF CH, channel);
36
       // Set length of incoming payload
37
       nrf24_configRegister(RX_PW_P0, 0x00); // Auto-ACK pipe ...
38
       nrf24_configRegister(RX_PW_P1, payload_len); // Data payload pipe
39
       nrf24 configRegister(RX PW P2, 0x00); // Pipe not used
       nrf24_configRegister(RX_PW_P3, 0x00); // Pipe not used
40
       nrf24_configRegister(RX_PW_P4, 0x00); // Pipe not used
41
42
       nrf24_configRegister(RX_PW_P5, 0x00); // Pipe not used
43
       // 1 Mbps, TX gain: 0dbm
       nrf24_configRegister(RF_SETUP, (0<<RF_DR)|((0x03)<<RF_PWR));</pre>
44
45
       // CRC enable, 1 byte CRC length
46
       nrf24 configRegister(CONFIG,nrf24 CONFIG);
47
       // Auto Acknowledgment
48
       nrf24_configRegister(EN_AA,(1<<ENAA_P0)|(1<<ENAA_P1)|(0<<ENAA_P2)|</pre>
          (0<<ENAA_P3)|(0<<ENAA_P4)|(0<<ENAA_P5));
49
        // Enable RX addresses
       nrf24_configRegister(EN_RXADDR,(1<<ERX_P0)|(1<<ERX_P1)|(0<<ERX_P2)|</pre>
50
```

```
...e placa de potencia\Proyecto de placa de potencia\nrf24.c
```

```
2
```

```
(0<<ERX_P3)|(0<<ERX_P4)|(0<<ERX_P5));
        // Auto retransmit delay: 1000 us and Up to 15 retransmit trials
51
52
        nrf24 configRegister(SETUP RETR,(0x04<<ARD)|(0x0F<<ARC));</pre>
53
        // Dynamic length configurations: No dynamic length
54
        nrf24 configRegister(DYNPD,(0<<DPL P0)|(0<<DPL P1)|(0<<DPL P2)|(0<<DPL P3)|</pre>
          (0<<DPL_P4)|(0<<DPL_P5));
55
56 }
57
58 bool nrf24_checkConfig(){
59
        // Check all registers
        if (nrf24_checkRegister(RF_CH, selectedChannel,1)==false) return false;
60
61
        if (nrf24_checkRegister(RX_PW_P0, 0x00,1)==false) return false;
62
        if (nrf24 checkRegister(RX PW P1, payload len,1)==false) return false;
63
        if (nrf24_checkRegister(RX_PW_P2, 0x00,1)==false) return false;
        if (nrf24_checkRegister(RX_PW_P3, 0x00,1)==false) return false;
64
65
        if (nrf24_checkRegister(RX_PW_P4, 0x00,1)==false) return false;
        if (nrf24 checkRegister(RX PW P5, 0x00,1)==false) return false;
66
        if (nrf24_checkRegister(RF_SETUP, (0<<RF_DR)|((0x03)<<RF_PWR),1)==false)</pre>
67
          return false;
68
        if (nrf24_checkRegister(CONFIG,nrf24_CONFIG,1)==false) return false;
        if (nrf24_checkRegister(EN_AA,(1<<ENAA_P0)|(1<<ENAA_P1)|(0<<ENAA_P2)|</pre>
69
                                                                                         P
          (0 < ENAA P3) | (0 < ENAA P4) | (0 < ENAA P5), 1) == false) return false;
70
        if (nrf24_checkRegister(SETUP_RETR,(0x04<<ARD))|(0x0F<<ARC),1)==false) return →
          false;
71
        if (nrf24_checkRegister(DYNPD,(0<<DPL_P0)|(0<<DPL_P1)|(0<<DPL_P2)|</pre>
                                                                                         P
          (0<<DPL_P3)|(0<<DPL_P4)|(0<<DPL_P5),1)==false) return false;
72
73
        return true;
74 }
75
76 bool nrf24_checkAvailability(){
        if (nrf24_checkRegister(RF_CH, selectedChannel,1)==true) { return true; }
77
          else { return false;}
78 }
79
80
81
82
83 void faultyRF Alarm(){
84
        CLEAR FAULTY RF LED;
85
        for (uint8_t x = 0; x < 6; x++)
86
        {
87
            FLIP_FAULTY_RF_LED;
88
            _delay_ms(125);
89
90
        _delay_ms(250);
91 }
92
93
94
95 /* Set the RX address */
```

```
96 void nrf24_rx_address(uint8_t * adr)
 97 {
 98
        nrf24 ce digitalWrite(LOW);
 99
        nrf24_writeRegister(RX_ADDR_P1,adr,nrf24_ADDR_LEN);
100
        nrf24_ce_digitalWrite(HIGH);
101 }
102
103 /* Returns the payload length */
104 uint8_t nrf24_payload_length()
105 {
106
        return payload_len;
107 }
108
109 /* Set the TX address */
110 void nrf24_tx_address(uint8_t* adr)
111 {
         /* RX_ADDR_P0 must be set to the sending addr for auto ack to work. */
112
        nrf24 writeRegister(RX ADDR P0,adr,nrf24 ADDR LEN);
114
        nrf24_writeRegister(TX_ADDR,adr,nrf24_ADDR_LEN);
115 }
116
117 /* Checks if data is available for reading */
118 /* Returns 1 if data is ready ... */
119 uint8_t nrf24_dataReady()
120 {
121
        // See note in getData() function - just checking RX_DR isn't good enough
122
        uint8_t status = nrf24_getStatus();
123
124
        // We can short circuit on RX DR, but if it's not set, we still need
125
        // to check the FIFO for any pending packets
        if ( status & (1 << RX_DR) )</pre>
126
127
        {
128
             return 1;
129
130
131
        return !nrf24 rxFifoEmpty();
132 }
133
134 /* Checks if receive FIFO is empty or not */
135 uint8_t nrf24_rxFifoEmpty()
136 {
        uint8_t fifoStatus;
137
138
        nrf24_readRegister(FIF0_STATUS,&fifoStatus,1);
139
140
141
        return (fifoStatus & (1 << RX_EMPTY));</pre>
142 }
143
144 /* Returns the length of data waiting in the RX fifo */
145  uint8_t nrf24_payloadLength()
146 {
        uint8_t status;
147
```

```
148
         nrf24_csn_digitalWrite(LOW);
149
         spi_transfer(R_RX_PL_WID);
150
         status = spi transfer(0x00);
151
         nrf24_csn_digitalWrite(HIGH);
152
         return status;
153 }
154
155 /* Reads payload bytes into data array */
156 void nrf24_getData(uint8_t* data)
157 {
         /* Pull down chip select */
158
159
         nrf24_csn_digitalWrite(LOW);
160
161
         /* Send cmd to read rx payload */
162
         spi_transfer( R_RX_PAYLOAD );
163
         /* Read payload */
164
         nrf24_transferSync(data,data,payload_len);
165
166
         /* Pull up chip select */
167
         nrf24_csn_digitalWrite(HIGH);
168
169
         /* Reset status register */
170
171
         nrf24_configRegister(STATUS,(1<<RX_DR));</pre>
172 }
173
174 /* Returns the number of retransmissions occured for the last message */
175  uint8_t nrf24_retransmissionCount()
176 {
177
         uint8 t rv;
         nrf24_readRegister(OBSERVE_TX,&rv,1);
178
         rv = rv \& 0x0F;
179
180
         return rv;
181 }
182
183 // Sends a data package to the default address. Be sure to send the correct
184 // amount of bytes as configured as payload on the receiver.
185 void nrf24_send(uint8_t* value)
186 {
         /* Go to Standby-I first */
187
         nrf24_ce_digitalWrite(LOW);
188
189
190
         /* Set to transmitter mode , Power up if needed */
191
         nrf24_powerUpTx();
192
         /* Do we really need to flush TX fifo each time ? */
193
194
         #if 1
195
             /* Pull down chip select */
196
             nrf24_csn_digitalWrite(LOW);
197
             /* Write cmd to flush transmit FIFO */
198
199
             spi_transfer(FLUSH_TX);
```

```
200
             /* Pull up chip select */
201
             nrf24_csn_digitalWrite(HIGH);
202
203
         #endif
204
205
         /* Pull down chip select */
206
         nrf24_csn_digitalWrite(LOW);
207
208
         /* Write cmd to write payload */
209
         spi_transfer(W_TX_PAYLOAD);
210
211
         /* Write payload */
212
         nrf24_transmitSync(value,payload_len);
213
214
         /* Pull up chip select */
215
         nrf24_csn_digitalWrite(HIGH);
216
217
         /* Start the transmission */
218
         nrf24_ce_digitalWrite(HIGH);
219 }
220
221 uint8_t nrf24_isSending()
222 {
223
         uint8_t status;
224
225
         /* read the current status */
226
         status = nrf24_getStatus();
227
         /* if sending successful (TX DS) or max retries exceded (MAX RT). */
228
229
         if((status & ((1 << TX_DS) | (1 << MAX_RT))))</pre>
230
         {
231
             return 0; /* false */
232
         }
233
234
         return 1; /* true */
235 }
236
237 uint8_t nrf24_getStatus()
238 {
239
         uint8 t rv;
240
         nrf24_csn_digitalWrite(LOW);
         rv = spi_transfer(NOP);
241
242
         nrf24_csn_digitalWrite(HIGH);
243
         return rv;
244 }
245
246 uint8 t nrf24 lastMessageStatus()
247 {
248
         uint8_t rv;
249
250
         rv = nrf24_getStatus();
251
```

```
...e placa de potencia\Proyecto de placa de potencia\nrf24.c
```

```
6
```

```
252
         /* Transmission went OK */
253
         if((rv & ((1 << TX_DS))))</pre>
254
         {
255
             return NRF24_TRANSMISSON_OK;
256
257
         /* Maximum retransmission count is reached */
258
         /* Last message probably went missing ... */
         else if((rv & ((1 << MAX_RT))))</pre>
259
260
         {
261
             return NRF24_MESSAGE_LOST;
262
         }
         /* Probably still sending ... */
263
264
         else
265
         {
266
             return 0xFF;
267
         }
268 }
269
270 void nrf24_powerUpRx()
271 {
272
         nrf24_csn_digitalWrite(LOW);
273
         spi_transfer(FLUSH_RX);
274
         nrf24 csn digitalWrite(HIGH);
275
         nrf24_configRegister(STATUS,(1<<RX_DR)|(1<<TX_DS)|(1<<MAX_RT));</pre>
276
277
278
         nrf24 ce digitalWrite(LOW);
279
         nrf24_configRegister(CONFIG,nrf24_CONFIG|((1<<PWR_UP)|(1<<PRIM_RX)));</pre>
280
         nrf24 ce digitalWrite(HIGH);
281 }
282
283 void nrf24_powerUpTx()
284 {
         nrf24_configRegister(STATUS,(1<<RX_DR)|(1<<TX_DS)|(1<<MAX_RT));</pre>
285
286
         nrf24 configRegister(CONFIG,nrf24 CONFIG|((1<<PWR UP)|(0<<PRIM RX)));</pre>
287
288 }
289
290 void nrf24_powerDown()
291 {
292
         nrf24_ce_digitalWrite(LOW);
293
         nrf24_configRegister(CONFIG,nrf24_CONFIG);
294 }
295
296 uint8_t spi_transfer(uint8_t tx)
297 {
298
         uint8 t i = 0;
299
         uint8_t rx = 0;
300
301
         nrf24_sck_digitalWrite(LOW);
302
303
         for(i=0;i<8;i++)</pre>
```

```
\dotse placa de potencia\Proyecto de placa de potencia\nrf24.c
```

```
7
```

```
304
305
             if(tx & (1<<(7-i)))
306
307
             {
308
                 nrf24_mosi_digitalWrite(HIGH);
309
             }
310
             else
311
             {
312
                 nrf24_mosi_digitalWrite(LOW);
313
             }
314
315
             nrf24_sck_digitalWrite(HIGH);
316
317
             rx = rx \ll 1;
318
             if(nrf24_miso_digitalRead())
319
320
                 rx = 0x01;
321
             }
322
323
             nrf24_sck_digitalWrite(LOW);
324
325
         }
326
327
         return rx;
328 }
329
330 /* send and receive multiple bytes over SPI */
331 void nrf24_transferSync(uint8_t* dataout, uint8_t* datain, uint8_t len)
332 {
333
         uint8_t i;
334
         for(i=0;i<len;i++)</pre>
335
336
337
             datain[i] = spi_transfer(dataout[i]);
338
         }
339
340 }
341
342 /* send multiple bytes over SPI */
343 void nrf24_transmitSync(uint8_t* dataout,uint8_t len)
344 {
345
         uint8_t i;
346
347
         for(i=0;i<len;i++)</pre>
348
349
             spi_transfer(dataout[i]);
350
         }
351
352 }
353
354 /* Clocks only one byte into the given nrf24 register */
355 void nrf24_configRegister(uint8_t reg, uint8_t value)
```

```
...e placa de potencia\Proyecto de placa de potencia\nrf24.c
```

```
356 {
357
        nrf24 csn digitalWrite(LOW);
358
        spi transfer(W REGISTER | (REGISTER MASK & reg));
359
        spi_transfer(value);
360
        nrf24_csn_digitalWrite(HIGH);
361 }
362
363 /* Read single register from nrf24 */
364 void nrf24_readRegister(uint8_t reg, uint8_t* value, uint8_t len)
365 {
366
        nrf24_csn_digitalWrite(LOW);
367
        spi_transfer(R_REGISTER | (REGISTER_MASK & reg));
368
        nrf24_transferSync(value, value, len);
369
        nrf24_csn_digitalWrite(HIGH);
370 }
371
372 /* Write to a single register of nrf24 */
373 void nrf24_writeRegister(uint8_t reg, uint8_t* value, uint8_t len)
374 {
375
        nrf24_csn_digitalWrite(LOW);
376
        spi_transfer(W_REGISTER | (REGISTER_MASK & reg));
377
        nrf24_transmitSync(value,len);
378
        nrf24 csn digitalWrite(HIGH);
379 }
380
381 /* Check single register from nrf24 */
382 bool nrf24_checkRegister(uint8_t reg, uint8_t desiredValue, uint8_t len)
383 {
384
        uint8 t registerValue;
385
        nrf24_readRegister(reg,&registerValue,len);
        if (registerValue==desiredValue) { return true; } else { return false; }
386
387 }
388
389 #define RF_DDR DDRD
390 #define RF PORT PORTD
391 #define RF PIN PIND
392
393 #define CE CSN DDR DDRC
394 #define CE_CSN_PORT PORTC
395 #define CE CSN PIN PINC
396
397 #define MISO BIT POS
                             0
398 #define MOSI_BIT_POS
                             1
399 #define SCK_BIT_POS
                             4
400
401 #define CE BIT POS
                             0
402 #define CSN BIT POS
403
404 #define set_bit(reg,bit) reg |= (1<<bit)
405 #define clr_bit(reg,bit) reg &= ~(1<<bit)
406 #define check_bit(reg,bit) (reg&(1<<bit))
407
```

```
...e placa de potencia\Proyecto de placa de potencia\nrf24.c
408 /* -----
409
410 void nrf24_setupPins()
411 {
412
       set_bit(CE_CSN_DDR, CE_BIT_POS); // CE output
413
      set_bit(CE_CSN_DDR, CSN_BIT_POS); // CSN output
414
      clr bit(RF DDR, MISO BIT POS); // MISO input
415
416
       set_bit(RF_DDR, MOSI_BIT_POS); // MOSI output
417
       set_bit(RF_DDR, SCK_BIT_POS); // SCK output
418 }
419 /* ------ */
420 void nrf24_ce_digitalWrite(uint8_t state)
421 {
422
       if(state)
423
       {
          set_bit(CE_CSN_PORT, CE_BIT_POS);
424
425
       }
426
      else
427
       {
428
          clr_bit(CE_CSN_PORT, CE_BIT_POS);
429
430 }
431 /* ------ */
432 void nrf24 csn digitalWrite(uint8 t state)
433 {
      if(state)
434
435
436
          set bit(CE CSN PORT, CSN BIT POS);
437
       }
438
      else
439
       {
440
          clr_bit(CE_CSN_PORT, CSN_BIT_POS);
441
442 }
443 /* ----- */
444 void nrf24_sck_digitalWrite(uint8_t state)
445 {
      if(state)
446
447
       {
          set_bit(RF_PORT, SCK_BIT_POS);
448
449
       }
450
      else
451
452
          clr_bit(RF_PORT, SCK_BIT_POS);
453
```

455 /* ------ */

456 void nrf24_mosi_digitalWrite(uint8_t state)

454 }

457 **{** 458

459

if(state)

{

```
460
           set bit(RF PORT, MOSI BIT POS);
461
       }
462
       else
463
       {
464
           clr_bit(RF_PORT, MOSI_BIT_POS);
465
       }
466 }
    /* -----*/
467
468 uint8_t nrf24_miso_digitalRead()
469 {
470
       return check_bit(RF_PIN, MISO_BIT_POS);
471 }
472 /* ------*/
473
474
475 void nrf24_initRF_SAFE(uint8_t boardIndex,TransmissionMode initMode){
476
477
       initliazeMemory();
478
       bool successfulRfInit = false;
479
480
       while(successfulRfInit==false){
           nrf24_powerDown();
481
482
           nrf24 init();
           nrf24_config(GENERAL_RF_CHANNEL,32);
483
           if (nrf24_checkConfig()) { successfulRfInit = true; } else
484
            { faultyRF_Alarm(); }
485
       }
486
487
       if (initMode==TRANSMIT){
488
           nrf24_tx_address(CURRENT_BOARD_ADDRESS);
489
           nrf24_rx_address(BOARD_ADDRESS[boardIndex]);
490
           }else{
           nrf24_tx_address(BOARD_ADDRESS[boardIndex]);
491
492
           nrf24_rx_address(CURRENT_BOARD_ADDRESS);
493
494
       nrf24 powerUpRx();
495 }
```