

```
1
2  /* Memory Map */
3  #define CONFIG      0x00
4  #define EN_AA       0x01
5  #define EN_RXADDR    0x02
6  #define SETUP_AW     0x03
7  #define SETUP_RETR   0x04
8  #define RF_CH        0x05
9  #define RF_SETUP     0x06
10 #define STATUS       0x07
11 #define OBSERVE_TX   0x08
12 #define CD           0x09
13 #define RX_ADDR_P0   0x0A
14 #define RX_ADDR_P1   0x0B
15 #define RX_ADDR_P2   0x0C
16 #define RX_ADDR_P3   0x0D
17 #define RX_ADDR_P4   0x0E
18 #define RX_ADDR_P5   0x0F
19 #define TX_ADDR      0x10
20 #define RX_PW_P0     0x11
21 #define RX_PW_P1     0x12
22 #define RX_PW_P2     0x13
23 #define RX_PW_P3     0x14
24 #define RX_PW_P4     0x15
25 #define RX_PW_P5     0x16
26 #define FIFO_STATUS  0x17
27 #define DYNPD        0x1C
28
29 /* Bit Mnemonics */
30
31 /* configuration register */
32 #define MASK_RX_DR    6
33 #define MASK_TX_DS    5
34 #define MASK_MAX_RT   4
35 #define EN_CRC        3
36 #define CRCO          2
37 #define PWR_UP        1
38 #define PRIM_RX       0
39
40 /* enable auto acknowledgment */
41 #define ENAA_P5        5
42 #define ENAA_P4        4
43 #define ENAA_P3        3
44 #define ENAA_P2        2
45 #define ENAA_P1        1
46 #define ENAA_P0        0
47
48 /* enable rx addresses */
49 #define ERX_P5         5
50 #define ERX_P4         4
51 #define ERX_P3         3
52 #define ERX_P2         2
```

```
53 #define ERX_P1      1
54 #define ERX_P0      0
55
56 /* setup of address width */
57 #define AW          0 /* 2 bits */
58
59 /* setup of auto re-transmission */
60 #define ARD         4 /* 4 bits */
61 #define ARC         0 /* 4 bits */
62
63 /* RF setup register */
64 #define PLL_LOCK     4
65 #define RF_DR        3
66 #define RF_PWR       1 /* 2 bits */
67
68 /* general status register */
69 #define RX_DR        6
70 #define TX_DS        5
71 #define MAX_RT       4
72 #define RX_P_NO      1 /* 3 bits */
73 #define TX_FULL      0
74
75 /* transmit observe register */
76 #define PLOS_CNT     4 /* 4 bits */
77 #define ARC_CNT      0 /* 4 bits */
78
79 /* fifo status */
80 #define TX_REUSE     6
81 #define FIFO_FULL    5
82 #define TX_EMPTY     4
83 #define RX_FULL      1
84 #define RX_EMPTY     0
85
86 /* dynamic length */
87 #define DPL_P0       0
88 #define DPL_P1       1
89 #define DPL_P2       2
90 #define DPL_P3       3
91 #define DPL_P4       4
92 #define DPL_P5       5
93
94 /* Instruction Mnemonics */
95 #define R_REGISTER    0x00 /* last 4 bits will indicate reg. address */
96 #define W_REGISTER    0x20 /* last 4 bits will indicate reg. address */
97 #define REGISTER_MASK 0x1F
98 #define R_RX_PAYLOAD  0x61
99 #define W_TX_PAYLOAD  0xA0
100 #define FLUSH_TX       0xE1
101 #define FLUSH_RX       0xE2
102 #define REUSE_TX_PL    0xE3
103 #define ACTIVATE       0x50
104 #define R_RX_PL_WID    0x60
```

```
105 #define NOP          0xFF
106
```