-
Notifications
You must be signed in to change notification settings - Fork 8
/
ver_mod_low.pl
executable file
·177 lines (161 loc) · 5.97 KB
/
ver_mod_low.pl
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
#!/usr/bin/env perl
#******************************************************************
# vim:ts=8:sw=8:expandtab:cindent
#******************************************************************
#
# ver_mod_low.pl module
#
#******************************************************************
#
# created on: 07/21/2012
# created by: jwwebb
# last edit on: $DateTime: $
# last edit by: $Author: $
# revision: $Revision: $
# comments: Generated
#
#******************************************************************
# Revision List:
#
# 1.0 07/21/2012 Initial release
#
#******************************************************************
# Verilog HDL Tools Module
#
# This utility is intended to make designing with Verilog HDL
# simpler. This utility supports the following options:
#
# Usage: vertools.pl [-h] [-v] [-z] [-f <FILE>]
#
# -h Print this help message.
# -v Verbose: Print Debug Information.
# -z Generate new Verilog HDL low-level module file from Template.
# -f <FILE> Verilog HDL input file.
#
# Example of Module Instantiation:
#
# vertools.pl -z -f sample.v
#
# Save this file in your home 'bin' directory.
#
#******************************************************************
#
# Copyright (c) 2012, Jeremy W. Webb
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions
# are met:
#
# 1. Redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer.
# 2. Redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in
# the documentation and/or other materials provided with the
# distribution.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
# FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
# COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
# BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
# OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
# AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
# OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
# THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
# DAMAGE.
#
# The views and conclusions contained in the software and documentation
# are those of the authors and should not be interpreted as representing
# official policies, either expressed or implied, of the FreeBSD Project.
#
#******************************************************************
#******************************************************************
# CPAN Modules
#******************************************************************
use strict;
use warnings;
use Getopt::Std;
#******************************************************************
# Custom Modules
#******************************************************************
use VerilogTools qw( genVerLowModule );
#******************************************************************
# Constants and Variables:
#******************************************************************
my (%verH, $ver_rH);
my (%opts)=();
my ($file);
my ($debug);
#******************************************************************
# Retrieve command line argument
#******************************************************************
getopts('hvf:z',\%opts);
my $optslen = scalar( keys %opts );
print("Number of Options on Command-Line: $optslen\n") if $opts{v};
# check for valid combination of command-line arguments
if ( $opts{h} || !$opts{f} || !($opts{z}) || ($optslen eq "0") ) {
print_usage();
exit;
}
# parse command-line arguments
$file = $opts{f};
$debug = $opts{v};
#******************************************************************
# Make Date int MM/DD/YYYY
#******************************************************************
my $year = 0;
my $month = 0;
my $day = 0;
($day, $month, $year) = (localtime)[3,4,5];
#******************************************************************
# Grab username from PC:
#******************************************************************
my $author= "$^O user";
if ($^O =~ /mswin/i) {
$author= $ENV{USERNAME} if defined $ENV{USERNAME};
} else {
$author = getlogin();
}
#******************************************************************
# Initialize Verilog Hash:
#******************************************************************
$verH{ 'username' } = $author;
$verH{ 'file' } = $file;
$verH{ 'day' } = $day;
$verH{ 'month' } = $month;
$verH{ 'year' } = $year;
$verH{ 'debug' } = $debug;
#******************************************************************
# Generate Lower Verilog HDL Module:
#******************************************************************
if ($opts{z}) {
print("Filename: $opts{f}\n") if $debug;
$ver_rH = genVerLowModule(\%verH);
}
exit;
#******************************************************************
# Generic Error and Exit routine
#******************************************************************
sub dienice {
my($errmsg) = @_;
print"$errmsg\n";
exit;
}
sub print_usage {
my ($usage);
$usage = "\nUsage: $0 [-h] [-v] [-z] [-f <FILE>]\n";
$usage .= "\n";
$usage .= "\t-h\t\tPrint this help message.\n";
$usage .= "\t-v\t\tVerbose: Print Debug Information.\n";
$usage .= "\t-z\t\tGenerate new Verilog HDL low-level module file from Template.\n";
$usage .= "\t-f <FILE>\tVerilog HDL input file.\n";
$usage .= "\n";
$usage .= "\tExample of Module Instantiation:\n";
$usage .= "\t\t$0 -z -f sample.v \n";
$usage .= "\n";
print($usage);
return;
}