
CHAPTER 5

Memory architecture and data locality

```
07     for (int k = 0; k < Width; ++k) {
08         Pvalue += M[row*Width+k] * N[k*Width+col];
09     }</pre>
```

The most executed part of the matrix multiplication kernel in Fig. 3.11.



An (incomplete) overview of the CUDA device memory model. An important type of CUDA memory that is not shown in this figure is the texture memory, since its use is not covered in this textbook.




FIGURE 5.3

Memory versus registers in a modern computer based on the von Neumann model.





FIGURE 5.4

Shared memory versus registers in a CUDA device SM.



A small example of matrix multiplication. For brevity we show M[y*Width+x], N[y*Width+x], P[y*Width+x] as $M_{y,x}$, $N_{y,x}$, respectively.

Access order

$thread_{0,0}$	$M_{0,0}$ * $N_{0,0}$	M _{0,1} * N _{1,0}	M _{0,2} * N _{2,0}	$M_{0,3} * N_{3,0}$
$thread_{0,1}$	$M_{0,0}$ * $N_{0,1}$	M _{0,1} * N _{1,1}	M _{0,2} * N _{2,1}	M _{0,3} * N _{3,1}
thread _{1,0}	M _{1,0} * N _{0,0}	M _{1,1} * N _{1,0}	M _{1,2} * N _{2,0}	M _{1,3} * N _{3,0}
thread _{1,1}	$M_{1,0} * N_{0,1}$	M _{1,1} * N _{1,1}	M _{1,2} * N _{2,1}	M _{1,3} * N _{3,1}

FIGURE 5.6

Global memory accesses performed by threads in block_{0,0}.




FIGURE 5.7

Tiling M and N to utilize shared memory.

	Phase 0			Phase 1		
thread _{0,0}	$M_{0,0}$ \downarrow $Mds_{0,0}$	$\begin{matrix} \mathbf{N_{0,0}} \\ \downarrow \\ \mathbf{Nds_{0,0}} \end{matrix}$	$\begin{array}{l} \text{PValue}_{0,0} += \\ \text{Mds}_{0,0} * \text{Nds}_{0,0} + \\ \text{Mds}_{0,1} * \text{Nds}_{1,0} \end{array}$	$\mathbf{M_{0,2}}$ \downarrow $\mathbf{Mds_{0,0}}$	$N_{2,0}$ \downarrow $Nds_{0,0}$	$PValue_{0,0} += \\ Mds_{0,0}*Nds_{0,0} + \\ Mds_{0,1}*Nds_{1,0}$
thread _{0,1}	$M_{0,1}$ \downarrow $Mds_{0,1}$	$\begin{matrix} \mathbf{N_{0,1}} \\ \downarrow \\ \mathbf{Nds_{0,1}} \end{matrix}$	$\begin{array}{l} PValue_{0,1} += \\ Mds_{0,0}*Nds_{0,1} + \\ Mds_{0,1}*Nds_{1,1} \end{array}$	$\mathbf{M}_{0,3}$ \downarrow $\mathbf{Mds}_{0,1}$	$N_{2,1}$ \downarrow $Nds_{0,1}$	$PValue_{0,1} += Mds_{0,0}*Nds_{0,1} + Mds_{0,1}*Nds_{1,1}$
thread _{1,0}	$M_{1,0}$ \downarrow $Mds_{1,0}$	$\begin{matrix} \mathbf{N_{1,0}} \\ \downarrow \\ \mathbf{Nds_{1,0}} \end{matrix}$	$\begin{array}{l} \text{PValue}_{1,0} += \\ \text{Mds}_{1,0} * \text{Nds}_{0,0} + \\ \text{Mds}_{1,1} * \text{Nds}_{1,0} \end{array}$	$\mathbf{M}_{1,2}$ \downarrow $\mathbf{M}ds_{1,0}$	$N_{3,0}$ \downarrow $Nds_{1,0}$	$PValue_{1,0} += \\ Mds_{1,0}*Nds_{0,0} + \\ Mds_{1,1}*Nds_{1,0}$
$thread_{1,1}$	$M_{1,1}$ \downarrow $Mds_{1,1}$	$\begin{matrix} \mathbf{N_{1,1}} \\ \downarrow \\ \mathbf{Nds_{1,1}} \end{matrix}$	$\begin{array}{l} PValue_{1,1} += \\ Mds_{1,0}*Nds_{0,1} + \\ Mds_{1,1}*Nds_{1,1} \end{array}$	$\mathbf{M}_{1,3}$ \downarrow $\mathbf{M}ds_{1,1}$	$N_{3,1}$ \downarrow $Nds_{1,1}$	$PValue_{1,1} += \\ Mds_{1,0}*Nds_{0,1} + \\ Mds_{1,1}*Nds_{1,1}$

time

FIGURE 5.8

Execution phases of a tiled matrix multiplication.

```
#define TILE WIDTH 16
01
02
      global void matrixMulKernel(float* M, float* N, float* P, int Width) {
03
04
            shared float Mds[TILE WIDTH][TILE WIDTH];
            shared float Nds[TILE WIDTH] [TILE WIDTH];
05
06
07
          int bx = blockIdx.x; int by = blockIdx.y;
          int tx = threadIdx.x; int ty = threadIdx.y;
0.8
09
10
          // Identify the row and column of the P element to work on
11
          int Row = by * TILE WIDTH + ty;
12
          int Col = bx * TILE WIDTH + tx;
13
14
          // Loop over the M and N tiles required to compute P element
          float Pvalue = 0;
15
          for (int ph = 0; ph < Width/TILE WIDTH; ++ph) {
16
17
18
              // Collaborative loading of M and N tiles into shared memory
19
              Mds[ty][tx] = M[Row*Width + ph*TILE WIDTH + tx];
              Nds[ty][tx] = N[(ph*TILE_WIDTH + ty)*Width + Col];
20
21
              syncthreads();
22
23
              for (int k = 0; k < TILE WIDTH; ++k) {
                  Pvalue += Mds[ty][k] * Nds[k][tx];
24
25
26
              syncthreads();
27
28
29
          P[Row*Width + Col] = Pvalue;
30
31
```

A tiled matrix multiplication kernel using shared memory.





FIGURE 5.10

Calculation of the matrix indices in tiled multiplication.



Threads (0,1) and (1,1) need special treatment in loading M tile

Loading input matrix elements that are close to the edge: phase 1 of block_{0,0}.





FIGURE 5.12

Loading input elements during phase 0 of $block_{1,1}$.

```
14
      // Loop over the M and N tiles required to compute P element
15
      float Pvalue = 0;
      for (int ph = 0; ph < ceil(Width/(float)TILE WIDTH); ++ph) {
16
17
          // Collaborative loading of M and N tiles into shared memory
18
          if ((Row < Width) && (ph*TILE WIDTH+tx) < Width)
. .
19
               Mds[ty][tx] = M[Row*Width + ph*TILE WIDTH + tx];
          else Mds[ty][tx] = 0.0f;
. .
          if ((ph*TILE WIDTH+ty) < Width && Col < Width)
20
               Nds[ty][tx] = N[(ph*TILE WIDTH + ty)*Width + Col];
          else Nds[ty][tx] = 0.0f;
. .
21
            syncthreads();
22
23
          for (int k = 0; k < TILE WIDTH; ++k) {
24
              Pvalue += Mds[ty][k] * Nds[k][tx];
25
26
           syncthreads();
27
28
      if (Row < Width) && (Col < Width)
29
          P[Row*Width + Col] = Pvalue;
```

Tiled matrix multiplication kernel with boundary condition checks.

Tiled matrix multiplication kernel with dynamically sized shared memory usage.



fadd r1, r2, r3

load r2, r4, offset fadd r1, r2, r3

```
__shared__ float Mds[TILE_WIDTH][TILE_WIDTH];
__shared__ float Nds[TILE_WIDTH][TILE_WIDTH];
```

#define TILE_WIDTH 16

extern __shared__ Mds_Nds[];

```
size_t size =
calculate_appropriate_SM_usage(devProp.sharedMemPerBlock,
...);

matrixMulKernel<<<dimGrid,dimBlock,size>>>(Md, Nd, Pd,
Width, size/2, size/2);
```

```
01
    dim3 blockDim(BLOCK WIDTH, BLOCK WIDTH);
02
    dim3 gridDim(A width/blockDim.x, A height/blockDim.y);
03
    BlockTranspose << gridDim, blockDim>>> (A, A width, A height);
04
      global
             void
05
    BlockTranspose(float* A elements, int A width, int A height)
06
07
       shared float blockA[BLOCK WIDTH] [BLOCK WIDTH];
08
       int baseIdx = blockIdx.x * BLOCK SIZE + threadIdx.x;
       baseIdx += (blockIdx.y * BLOCK SIZE + threadIdx.y) * A width;
09
10
       blockA[threadIdx.y][threadIdx.x] = A elements[baseIdx];
11
       A elements[baseIdx] = blockA[threadIdx.x][threadIdx.y];
12
```

```
01
      global void foo kernel(float* a, float* b) {
02
       unsigned int i = blockIdx.x*blockDim.x + threadIdx.x;
03
       float x[4];
04
         shared float y s;
05
         shared float b s[128];
06
       for (unsigned int j = 0; j < 4; ++j) {
07
          x[j] = a[j*blockDim.x*gridDim.x + i];
0.8
09
       if(threadIdx.x == 0) {
          y s = 7.4f;
10
11
12
       b s[threadIdx.x] = b[i];
13
      syncthreads();
14
       b[i] = 2.5f*x[0] + 3.7f*x[1] + 6.3f*x[2] + 8.5f*x[3]
15
              + y s*b s[threadIdx.x] + b s[(threadIdx.x + 3)%128];
16
    void foo(int* a d, int* b d) {
17
18
       unsigned int N = 1024;
       foo kernel <<< (N + 128 - 1)/128, 128 >>>(a d, b d);
19
20
```

Table 5.1 CUDA variable declaration type qualifiers and the properties of each type.

Variable declaration	Memory	Scope	Lifetime
Automatic variables other than arrays	Register	Thread	Grid
Automatic array variables	Local	Thread	Grid
deviceshared int SharedVar;	Shared	Block	Grid
device int GlobalVar;	Global	Grid	Application
deviceconstant int ConstVar;	Constant	Grid	Application