CHAPTER 6

Performance considerations





FIGURE 6.1


Placing matrix elements into a linear array based on row-major order.

Code

```
unsigned int row = blockIdx.y*blockDim.y + threadIdx.y;
unsigned int col = blockIdx.x*blockDim.x + threadIdx.x;
if (row < Width && col < Width) {
    float Pvalue = 0.0f;
    for(unsigned int k = 0; k < Width; ++k) {
        Pvalue += N[row*Width + k]*M[k*Width + col];
    }
    P[row*Width + col] = Pvalue;
}</pre>
```



Physical view



Row-major layout


FIGURE 6.2

A coalesced access pattern.


Code

```
unsigned int row = blockIdx.y*blockDim.y + threadIdx.y;
unsigned int col = blockIdx.x*blockDim.x + threadIdx.x;
if (row < Width && col < Width) {
    float Pvalue = 0.0f;
    for(unsigned int k = 0; k < Width; ++k) {
        Pvalue += N[row*Width + k]*M[col*Width + k];
    }
    P[row*Width + col] = Pvalue;
}</pre>
```

Logical view




Physical view



Column-major layout

FIGURE 6.3

An uncoalesced access pattern.



Applying corner turning to coalesce accesses to matrix B, which is stored in column-major layout.





FIGURE 6.5

Reducing traffic congestion in highway systems.

Good – people have similar schedules



Bad – people have very different schedules




FIGURE 6.6

Carpooling requires synchronization among people.






FIGURE 6.7

Channels and banks in DRAM systems.



Banking improves the utilization of data transfer bandwidth of a channel.



Distributing array elements into channels and banks.





FIGURE 6.10

A small example of matrix multiplication (replicated from Fig. 5.5).

Tiles loaded by	Block 0,0	Block 0,1	Block 1,0	Block 1,1
Phase 0 (2D index)	M[0][0],M[0][1],	M[0][0], M[0][1],	M[2][0], M[2][1],	M[2][0], M[2][1],
	M[1][0], M[1][1]	M[1][0], M[1][1]	M[3][0], M[3][1]	M[3][0], M[3][1]
Phase 0	M[0], M[1],	M[0], M[1],	M[8], M[19],	M[8], M[9],
(linearized index)	M[4], M[5]	M[4], M[5]	M[12], M[13]	M[12], M[13]
Phase 1	M[0][2],M[0][3],	M[0][2],M[0][3],	M[2][2], M[2][3],	M[2][2], M[2][3],
(2D index)	M[1][2], M[1][3]	M[1][2], M[1][3]	M[3][2], M[3][3]	M[3][2], M[3][3]
Phase 1 (linearized index)	M[2], M[3],	M[2], M[3],	M[10], M[11],	M[10], M[11],
	M[6], M[7]	M[6], M[7]	M[14], M[15]	M[14], M[15]


M elements loaded by thread blocks in each phase.



Thread coarsening for tiled matrix multiplication.

```
01
      #define TILE WIDTH
                            32
02
      #define COARSE FACTOR 4
03
      global void matrixMulKernel(float* M, float* N, float* P, int width)
04
05
            shared float Mds[TILE WIDTH][TILE WIDTH];
06
            shared float Nds[TILE WIDTH][TILE WIDTH];
07
08
          int bx = blockIdx.x; int by = blockIdx.y;
09
          int tx = threadIdx.x; int ty = threadIdx.y;
10
11
          // Identify the row and column of the P element to work on
12
          int row = by*TILE WIDTH + ty;
13
          int colStart = bx*TILE WIDTH*COARSE FACTOR + tx;
14
15
          // Initialize Pvalue for all output elements
16
          float Pvalue[COARSE FACTOR];
17
          for(int c = 0; c < COARSE FACTOR; ++c) {
18
              Pvalue[c] = 0.0f;
19
20
21
          // Loop over the M and N tiles required to compute P element
22
          for(int ph = 0; ph < width/TILE WIDTH; ++ph) {
23
24
              // Collaborative loading of M tile into shared memory
25
              Mds[ty][tx] = M[row*width + ph*TILE_WIDTH + tx];
26
27
              for(int c = 0; c < COARSE FACTOR; ++c) {
28
29
                  int col = colStart + c*TILE WIDTH;
30
31
                  // Collaborative loading of N tile into shared memory
32
                  Nds[ty][tx] = N[(ph*TILE WIDTH + ty)*width + col];
33
                  syncthreads();
34
35
                  for (int k = 0; k < TILE WIDTH; ++k) {
36
                      Pvalue[c] += Mds[ty][k]*Nds[k][tx];
37
38
                    syncthreads();
39
40
41
42
43
44
          for(int c = 0; c < COARSE FACTOR; ++c) {
45
              int col = colStart + c*TILE WIDTH;
46
              P[row*width + col] = Pvalue[c];
47
48
```

Code for thread coarsening for tiled matrix multiplication.



```
01
        global void foo kernel(float* a, float* b, float* c, float* d, float* e) {
02
          unsigned int i = blockIdx.x*blockDim.x + threadIdx.x;
03
          shared float a s[256];
          shared float bc s[4*256];
04
          a s[threadIdx.x] = a[i];
05
          for (unsigned int j = 0; j < 4; ++j) {
06
              bc s[j*256 + threadIdx.x] = b[j*blockDim.x*gridDim.x + i] + c[i*4 + j];
07
08
          syncthreads();
09
          d[i + 8] = a s[threadIdx.x];
10
         e[i*8] = bc s[threadIdx.x*4];
11
12
```

Table 6.1 A checklist of optimizations.

	Benefit to				
Optimization	compute cores	Benefit to memory	Strategies		
Maximizing occupancy	More work to hide pipeline latency	More parallel memory accesses to hide DRAM latency	Tuning usage of SM resources such as threads per block, shared memory per block, and registers per thread		
Enabling coalesced global memory accesses	Fewer pipeline stalls waiting for global memory accesses	Less global memory traffic and better utilization of bursts/ cache lines	Transfer between global memory and shared memory in a coalesced manner and performing uncoalesced accesses in shared memory (e.g., corner turning) Rearranging the mapping of threads to data Rearranging the layout of the data		
Minimizing control divergence	High SIMD efficiency (fewer idle cores during SIMD execution)	_	Rearranging the mapping of threads to work and/or data Rearranging the layout of the data		
Tiling of reused data	Fewer pipeline stalls waiting for global memory accesses	Less global memory traffic	Placing data that is reused within a block in shared memory or registers so that it is transferred between global memory and the SM only once		
Privatization (covered later)	Fewer pipeline stalls waiting for atomic updates	Less contention and serialization of atomic updates	Applying partial updates to a private copy of the data and then updating the universal copy when done		
Thread coarsening	Less redundant work, divergence, or synchronization	Less redundant global memory traffic	Assigning multiple units of parallelism to each thread to reduce the price of parallelism when it is incurred unnecessarily		