

#### **USB Power-Distribution Switches**

#### **Features**

- 62mΩ Power Switch On Resistance
- Wide Supply Voltage Range: 2.7V to 5.5V
- Fix Current Limit Protection
- Fast Over current Response: 2us (typ.)
- Over-Temperature Protection
- Fault Indication Output
- Enable Input
- Built-in Soft-Start
- Reverse Input-Output Voltage Protection: 25mV (typ.)
- UL Approved-File No. E328191
- UL-CB Scheme IEC/EN62368-1 Certified
- TUV IEC/EN62368-1 Certified

## Applications

- Notebook and Desktop Computers
- USB Ports
- High-Side Power Protection Switchs
- MHL Ports


## **General Description**

The APL3553 series of power switches are designed for USB applications. The  $62m\Omega$  N-channel MOSFET power switch satisfies the voltage drop requirements of USB specification.


The protection features include current-limit protection, short-circuit protection, and over-temperature protection. The device limits the output current at current limit thresh ld level. When  $V_{\text{OUT}}$  drops below  $V_{\text{IN}}$ -1V, the devices limit the current to a lower and safe level. The over-temperature protection limits the junction temperature below 140°C in case of short circuit or over load conditions.

Other features include a deglitched OCB output to indicate the fault condition and an enable input to enable or disable the device.

## **Simplified Application Circuit**




## **Pin Configuration**



ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.



## **Ordering and Marking Information**



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

## **Absolute Maximum Ratings** (Note 1)

Symbol	Parameter	Rating	Unit
V <sub>IN</sub>	VIN Input Voltage (VIN to GND)	-0.3 ~ 7	V
V <sub>OUT</sub>	VOUT to GND Voltage	-0.3 ~ 7	V
$V_{ENB}, V_{EN}$	EN, ENB to GND Voltage	-0.3 ~ 7	V
V <sub>OCB</sub>	OCB to GND Voltage	-0.3 ~ 7	V
T <sub>J</sub>	Maximum Junction Temperature	150	°C
T <sub>STG</sub>	Storage Temperature	-65 ~ 150	°C
T <sub>SDR</sub>	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



## **Thermal Characteristics**

Symbol	Parameter	Typical Value	Unit
	Junction-to-Ambient Resistance in Free Air (Note 2)		
_	SOT-23-5	260	°C/W
$\theta_{JA}$	SOT-23-6	250	C/VV
	MSOP-8	160	
	Junction-to-Case Resistance in Free Air (Note 2)		
	SOT-23-5	130	90.00
$\theta_{\sf JC}$	SOT-23-6	120	°C/W
	MSOP-8	50	

Note 2:  $\theta_{JA}$  and  $\theta_{JC}$  is measured with the component mounted on a high effective thermal conductivity test board in free air.

## **Recommended Operating Conditions (Note3)**

Symbol	Parameter	Range	Unit
V <sub>IN</sub>	VIN Input Voltage	2.7 ~ 5.5	V
	OUT Output Current (APL3553A/B)	0 ~2	۸
OUT	OUT Output Current (APL3553C/D)	0 ~1	Α
T <sub>A</sub>	Ambient Temperature	-40 ~ 85	°C
T <sub>J</sub>	Junction Temperature	-40 ~ 125	°C

Note 3: Refer to the typical application circuit

www.anpec.com.tw

# **APL3553**




### **Electrical Characteristics**


Unless otherwise specified, these specifications apply over  $V_{IN}$ =5V,  $V_{EN}$  =5V or  $V_{ENB}$ =0V and  $T_A$ = -40 ~ 85 °C. Typical values are at  $T_A$ =25°C.


Commelle e l	Downwood on	Took Conditions		APL3553		Unit
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
SUPPLY	CURRENT					
	VIN Supply Current	No load, V <sub>EN</sub> =0V or V <sub>ENB</sub> =5V	-	-	1	μА
	VIII Supply Suitem	No load, V <sub>EN</sub> =5V or V <sub>ENB</sub> =0V	-	65	-	μА
	Leakage Current	VOUT=GND, V <sub>EN</sub> =0V or V <sub>ENB</sub> =5V	-	-	1	μА
	Reverse Leakage Current	VIN=GND, $V_{OUT}$ =5V, $V_{EN}$ =0V or $V_{ENB}$ =5V	-	-	1	μА
POWER	SWITCH					
$R_{\text{DS(ON)}}$	Power Switch On Resistance	I <sub>OUT</sub> =1.5A, T <sub>A</sub> = 25 °C SOT-23-5 Package	-	62	78	mΩ
JNDER-\	OLTAGE LOCKOUT (UVLO)					
	VIN UVLO Threshold Voltage	V <sub>IN</sub> rising, T <sub>A</sub> = -40 ~ 85 °C	1.7	-	2.65	V
	VIN UVLO Hysteresis		-	0.2	-	V
CURREN	T-LIMIT AND SHORT-CIRCUIT PROTECT	TIONS			!	<u></u>
I <sub>LIM</sub>	Current Limit Threshold	APL3553A/B	2.1	2.5	2.9	Α
ILIM OU		V <sub>IN</sub> =2.7V to 5.5V, T <sub>A</sub> = 25 °C				
		APL3553C/D	1.1	1.5	1.9	Α
		V <sub>IN</sub> =2.7V to 5.5V, T <sub>A</sub> = 25 °C APL3553A/B				-
I <sub>SHORT</sub> Short-Circuit Ou	Short-Circuit Output Current	V <sub>IN</sub> =2.7V to 5.5V	-	1.5	-	Α
		APL3553C/D		0.0		_
	V <sub>IN</sub> =2.7V to 5.5V			0.8	-	A
T <sub>IOS</sub>	Response time of over current	V <sub>IN</sub> =5V	-	2	-	us
OCB OUT	TPUT PIN					
	OCB Output Low Voltage	I <sub>OCB</sub> =5mA	-	0.2	0.4	V
	OCB Leakage Current	V <sub>OCB</sub> =5V	-	-	1	μА
$t_{\text{D(OCB)}}$	OCB Deglitch Time	OCB assertion, T <sub>A</sub> = -40 ~ 85 °C	5	12	20	ms
EN OR E	NB INPUT PIN					
$V_{\text{IH}}$	Input Logic HIGH	V <sub>IN</sub> =2.7V to 5V	1.4	-	-	V
$V_{\text{IL}}$	Input Logic LOW	V <sub>IN</sub> =2.7V to 5V	-	-	0.6	V
	Input Current		-	-	1	μА
	VOUT Discharge Resistance	V <sub>EN</sub> =0V or V <sub>ENB</sub> =5V	-	150	-	Ω
t <sub>D(ON)</sub>	Turn On Delay Time		-	80	-	μS
t <sub>D(OFF)</sub>	Turn Off Delay Time		-	5	-	μS
	O. ft Obert Time	No load, C <sub>OUT</sub> =1μF, V <sub>IN</sub> =5V	500	-	2000	μS
t <sub>ss</sub>	Soft-Start Time	$V_{IN}$ =3.3 $V$ , $C_{IN}$ =1 $u$ F, $C_{OUT}$ =1 $u$ F, $R$ L=10 $\Omega$	500	-	2000	μS
OVER-TE	EMPERATURE PROTECTION (OTP)					
T <sub>OTP</sub>	Over-Temperature Threshold	T <sub>J</sub> rising	-	140	-	°C
	Over-Temperature Hysteresis		-	20	-	°C
REVERS	E VOLTAGE PROTECT					
$I_{REV}$	Reverse current trip point	Enable reverse current protection	-	100	-	mA
$V_{REV}$	Reverse voltage comparator trip point	V <sub>IN</sub> -V <sub>OUT,</sub> disable reverse current protection	-	25	-	mV
T <sub>REV</sub>	Time from reverse current condition to MOSFET turn off	V <sub>IN</sub> =5V	3	5	7	ms
	IMOOI ET WITTON					1





## **Typical Operating Characteristics**





















## **Typical Operating Characteristics (Cont.)**


















# **Typical Operating Characteristics (Cont.)**






## **Operating Waveforms**

#### **Turn On Response**




$$\begin{split} &V_{\text{IN}}\text{=}5\text{V,C}_{\text{OUT}}\text{=}10\mu\text{F/Electrolytic,}\\ &C_{\text{IN}}\text{=}10\mu\text{F/Electrolytic,R}_{\text{LOAD}}\text{=}30\Omega\\ &\text{CH1:V}_{\text{ENB}}\text{,5V/Div, DC}\\ &\text{CH2:V}_{\text{OUT,2}}\text{V/Div, DC}\\ &\text{TIME:}200\mu\text{s/Div} \end{split}$$

#### **Turn Off Response**




$$\begin{split} &V_{\text{IN}}\text{=}5V, C_{\text{OUT}}\text{=}10\mu\text{F/Electrolytic,} \\ &C_{\text{IN}}\text{=}10\mu\text{F/Electrolytic,} R_{\text{LOAD}}\text{=}30\Omega \\ &\text{CH1:}V_{\text{ENB}},5V/\text{Div, DC} \\ &\text{CH2:}V_{\text{OUT}},2V/\text{Div, DC} \\ &\text{TIME:}100\mu\text{s/Div} \end{split}$$

#### **UVLO at Rising**



$$\begin{split} &V_{\text{IN}}\text{=}5V, C_{\text{OUT}}\text{=}10\mu\text{F/Electrolytic,} \\ &C_{\text{IN}}\text{=}10\mu\text{F/Electrolytic,} R_{\text{LOAD}}\text{=}30\Omega \\ &\text{CH1:}V_{\text{IN}}\text{,}1V/\text{Div,} \text{ DC} \\ &\text{CH2:}V_{\text{OUT,}}\text{,}1V/\text{Div,} \text{ DC} \\ &\text{TIME:}4\text{ms/Div} \end{split}$$

#### **UVLO** at Falling




$$\begin{split} &V_{\text{IN}}\text{=}5\text{V}, C_{\text{OUT}}\text{=}10\mu\text{F/Electrolytic}, \\ &C_{\text{IN}}\text{=}10\mu\text{F/Electrolytic}, R_{\text{LOAD}}\text{=}30\Omega\\ &\text{CH}1\text{:}V_{\text{IN}}, 1\text{V/Div}, \text{ DC}\\ &\text{CH}2\text{:}V_{\text{OUT}}, 1\text{V/Div}, \text{ DC}\\ &\text{TIME:4ms/Div} \end{split}$$




## **Operating Waveforms (Cont.)**

# OCB(FLAG/FAULT) Response During Short Circuit




$$\begin{split} &V_{\text{IN}}\text{=}5\text{V}, C_{\text{OUT}}\text{=}10 \mu\text{F/Electrolytic,}\\ &C_{\text{IN}}\text{=}10 \mu\text{F/Electrolytic,} R_{\text{LOAD}}\text{=}0\Omega\\ &\text{CH1:}V_{\text{ENB}},5\text{V/Div,} \text{ DC}\\ &\text{CH2:}V_{\text{OCB}},5\text{V/Div,} \text{ DC}\\ &\text{CH3:}I_{\text{OUT}},1\text{A/Div,} \text{ DC}\\ &\text{TIME:}4\text{ms/Div} \end{split}$$

# OCB(FLAG/FAULT) Response with Ramped Load




$$\begin{split} &V_{\text{IN}}\text{=}5V, C_{\text{OUT}}\text{=}10\mu\text{F/Electrolytic}, \\ &C_{\text{IN}}\text{=}10\mu\text{F/Electrolytic} \\ &\text{CH1:}V_{\text{OUT}},5V/\text{Div}, \text{DC} \\ &\text{CH2:}V_{\text{OCB}},5V/\text{Div}, \text{DC} \\ &\text{CH3:}l_{\text{OUT}},1A/\text{Div}, \text{DC} \\ &\text{TIME:}2\text{ms/Div} \end{split}$$

# OCB(FLAG/FAULT) Response During Over Load



$$\begin{split} &V_{\text{IN}}\text{=}5V, C_{\text{OUT}}\text{=}10 \mu\text{F/Electrolytic,} \\ &C_{\text{IN}}\text{=}10 \mu\text{F/Electrolytic,} R_{\text{LOAD}}\text{=}1\Omega \\ &\text{CH1:} V_{\text{ENB}}, 5V/\text{Div, DC} \\ &\text{CH2:} V_{\text{OCB}}, 5V/\text{Div, DC} \\ &\text{CH3:} I_{\text{OUT,}} 1A/\text{Div, DC} \\ &\text{TIME:} 4\text{ms/Div} \end{split}$$

#### **Load-Transient Response**




$$\begin{split} &V_{\text{IN}}\text{=}5V, C_{\text{OUT}}\text{=}10\mu\text{F/Electrolytic,} \\ &C_{\text{IN}}\text{=}10\mu\text{F/Electrolytic,} I_{\text{OUT}}\text{=}0 \text{ to } 2A \\ &C\text{H}1:V_{\text{OUT}}, 1V/\text{Div, DC} \\ &C\text{H}2:I_{\text{OUT}}, 1A/\text{Div, DC} \\ &T\text{IME:}2\mu\text{s/Div} \end{split}$$



## **Pin Descriptions**

PIN				FUNCTION
SOT-23-5	SOT-23-6	MSOP-8	NAME	FUNCTION
2	2	1	GND	Ground.
5	3	2,3	VIN	Power Supply Input. Connect this pin to external DC supply.
4	4	4	EN (A/C)	Enable Input. Pulling this pin to high will enable the device and pulling this pin to low will disable device. The EN pin cannot be left floating.
4	'	4	ENB (B/D)	Enable Input. Pulling this pin to high will disable the device and pulling this pin to low will enable device. The ENB pin cannot be left floating.
3	6	5	ОСВ	Fault Indication Pin. This pin goes low when a current limit or an over-temperature condition is detected after a 12ms deglitch time.
1	4,5	7,8	VOUT	Output Voltage Pin. The output voltage follows the input voltage. When ENB is high or EN is low, the output voltage is discharged by an internal resistor.
-	-	6	NC	No connection.

## **Block Diagram**





### **Parameter Measurement Information**




Figure 1. Sequence of Power On & Current Limit & OCB Indicate





Figure 2. Reverse Current trip point & Recovery



## **Typical Application Circuit**



Note: The  $C_{IN}$  is typically  $1\mu F$ . However, the parasitic inductance before VIN pin could cause voltage spike to damage internal circuitry. If voltage spike, especially during short circuit or hot plug-in of large capacitance load, on VIN exceeds VIN's absolute maximum rating, adding at least  $10\mu F/MLCC$  capacitor at VIN is strongly recommended.



## **Function Descriptions**

#### VIN Under-Voltage Lockout (UVLO)

The APL3553 series of power switches have a built-in under-voltage lockout circuit to keep the output shutting off until internal circuitry is operating properly. The UVLO circuit has hysteresis and a de-glitch feature so that it will typically ignore undershoot transients on the input. When input voltage exceeds the UVLO threshold, the output voltage starts a soft-start to reduce the inrush current.

#### **Power Switch**

The power switch is an N-channel MOSFET with a low  $R_{\rm DS(ON)}$ . The internal power MOSFET does not have the body diode. When IC is off, the MOSFET prevents a current flowing from the VOUT back to VIN and VIN to VOUT.

#### **Current-Limit Protection**

The APL3553 series of power switches provide the current-limit protection function. During current limit, the devices limit output current at current limit threshold. For reliable operation, the device should not be operated in current limit for extended period.

#### **Short Circuit Protection**

When the output voltage drops below  $V_{\text{IN}}$ -1V, which is caused by an over-load or a short-circuit, the devices limit the output current down to a safe level. The short-circuit current limit is used to reduce the power dissipation during short-circuit conditions. If the junction temperature reaches over-temperature threshold, the device will enter the thermal shutdown.

#### **OCB Output**

The APL3553 series of power switches provide an opendrain output to indicate that a fault has occurred. When any of current-limit or over-temperature protection occurs for a deglitch time of  $t_{\text{D(OCB)}}$ , the OCB goes low. If fault condition release, OCB will goes high when VOUT > 1.5V (see Figure 1). Since the OCB pin is an open-drain output, connecting a resistor to a pull high voltage is necessary.

#### Enable/Disable

Pull the ENB above 1.4V or EN below 0.6V will disable the device, and pull ENB pin below 0.6V or EN above 1.4V will enable the device. When the IC is disabled, the supply current is reduced to less than  $1\mu A$ . The enable input is compatible with both TTL and CMOS logic levels. The EN/ ENB pin cannot be left floating.

#### **Over-Temperature Protection**

When the junction temperature exceeds  $140^{\circ}C$ , the internal thermal sense circuit turns off the power FET and allows the device to cool down. When the device's junction temperature cools by  $20^{\circ}C$ , the internal thermal sense circuit will enable the device, resulting in a pulsed output during continuous thermal protection. Thermal protection is designed to protect the IC in the event of over temperature conditions. For normal operation, the junction temperature cannot exceed  $T_J$ =+125°C.

#### **Reverse-Voltage Protection**

The reverse voltage protection feature turns off the Nchannel MOSFET when a reverse current of (VOUT - VIN)/ $R_{DS(on)}$ ) over 100mA(typ.) for 5ms (typ) deglitch time(see Figure 2). The APL3553 device allows the N-channel MOSFET immediately turn on once the output voltage goes lower than the input voltage by 25 mV (typ) (see Figure 2). This prevents damage to devices on the input side of the APL3553 by preventing significant current from sinking into the input capacitance.



## **Applications and Implementation**

#### **Input Capacitor**

 $10\mu F$  or higher ceramic bypass capacitor from VIN to GND, located near the APL3553, is strongly recommended to suppress the ringing during short circuit fault event.

When the load current trips the SCP threshold in an over load condition such as a short circuit, hot plug-in or heavy load transient the IC immediately turns off the internal power switch that will cause VIN ringing due to the inductance between power source and VIN. Without the bypass capacitor, the output short may cause sufficient ringing on the input to damage internal control circuitry.

Input capacitor is especially important to prevent  $V_{\text{IN}}$  from ringing too high in some applications where the inductance between power source to VIN is large (ex, an extra bead is added between power source line to VIN for EMI reduction), additional input capacitance may be needed on the input to reduce voltage overshoot from exceeding the absolute maximum voltage of the device during over load conditions.

#### **Output Capacitor**


A low-ESR 150uF aluminum electrolytic between OUT and GND is strongly recommended to reduce the voltage droop during hot-attachment of downstream peripheral. Highervalue output capacitor is better when the output load is heavy. Additionally, bypassing the output with a 0.1uF ceramic capacitor improves the immunity of the device to short-circuit transients.


#### **Layout Consideration**


The PCB layout should be carefully performed to maximize thermal dissipation and to minimize voltage drop, droop and EMI. The following guidelines must be considered:

- 1.Please place the input capacitors near the IN pin as close as possible.
- 2.Output decoupling capacitors for load must be placed near the load as close as possible for decoupling high frequency ripples.
- 3.Locate APL3553 and output capacitors near the load to reduce parasitic resistance and inductance for excellent load transient performance.
- 4. The negative pins of the input and output capacitors and the GND pin must be connected to the ground plane of the load.
- 5. Keep IN and OUT traces as wide and short as possible.
- 6.The traces routing the  $R_{\text{ILIM}}$  resistor to the APL3553 should be as short as possible to reduce parasitic effects on the current limit accuracy.

#### **Recommended Minimum Footprint**










## **Package Information**

SOT-23-5




S			S	OT-23-5			
M B O		MILLIME	TERS		INCHES		
O L	MIN.	TYP	MAX.	MIN.	TYP	MAX.	
Α	1.10	1.20	1.30	0.043	0.047	0.051	
A1	0.00	0.05	0.15	0.000	0.002	0.006	
A2	0.90	1.10	1.30	0.035	0.043	0.051	
b	0.30	0.40	0.50	0.012	0.016	0.020	
С	0.08	0. 17	0.22	0.003	0.007	0.009	
D	2.80	2.90	3.00	0.110	0.114	0.118	
Е	2.80	2.90	3.00	0.110	0.114	0.118	
E1	1.40	1.60	1.80	0.055	0.063	0.071	
е		0.95 BS	SC .		0.037 E	BSC	
e1		1.90 BS	3SC 0.075 BSC				
L	0.30	0. 45	0.60	0.012	0.018	0.024	
Ð	0°	4°	8°	0°	4°	8°	
aaa		0.10			0.004		



## **Package Information**

SOT-23-6



Ş	SOT-23-6					
SYM BOL	MILLIM	ETERS	INC	HES		
P	MIN.	MAX.	MIN.	MAX.		
Α		1.45		0.057		
A1	0.00	0.15	0.000	0.006		
A2	0.90	1.30	0.035	0.051		
b	0.30	0.50	0.012	0.020		
С	0.08	0.22	0.003	0.009		
D	2.70	3.10	0.106	0.122		
Е	2.60	3.00	0.102	0.118		
E1	1.40	1.80	0.055	0.071		
е	0.95 BSC		0.03	7 BSC		
e1	1.90 BSC		0.07	5 BSC		
L	0.30	0.60	0.012	0.024		
θ	0°	8°	0°	8°		


Note: 1. Follow JEDEC TO-178 AB.

Politow JEDEC 10-178 AB.
 Dimension D and E1 do not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 10 mil per side.



## **Package Information**

MSOP-8




Ş	MSOP-8				
SYMBOL	MILLIM	ETERS	INC	HES	
P	MIN.	MAX.	MIN.	MAX.	
Α		1.10		0.043	
A1	0.00	0.15	0.000	0.006	
A2	0.75	0.95	0.030	0.037	
b	0.22	0.38	0.009	0.015	
С	0.08	0.23	0.003	0.009	
D	2.90	3.10	0.114	0.122	
Е	4.70	5.10	0.185	0.201	
E1	2.90	3.10	0.114	0.122	
е	0.65 BSC		0.02	6 BSC	
L	0.40	0.80	0.016	0.031	
θ	0°	8°	0°	8°	

Note: 1. Follow JEDEC MO-187 AA.

- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.
- 3. Dimension "E1" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 5 mil per side.



## **Carrier Tape & Reel Dimensions**



Application	Α	Н	T1	С	d	D	w	E1	F
	178.0±2.00	50 MIN.	8.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	8.0±0.30	1.75±0.10	3.5±0.05
SOT-23-5	P0	P1	P2	D0	D1	Т	A0	В0	K0
	4.0±0.10	4.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.0 MIN.	0.6+0.00 -0.40	3.20±0.20	3.10±0.20	1.50±0.20
Application	Α	Н	T1	С	d	D	w	E1	F
	178.0±2.00	50 MIN.	8.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	8.0±0.30	1.75±0.10	3.5±0.05
SOT-23-6	P0	P1	P2	D0	D1	Т	A0	В0	K0
	4.0±0.10	4.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.0 MIN.	0.6+0.00 -0.40	3.20±0.20	3.10±0.20	1.50±0.20
Application	Α	Н	T1	С	d	D	w	E1	F
	330.0±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0±0.30	1.75±0.10	5.5±0.05
MSOP-8	P0	P1	P2	D0	D1	Т	A0	В0	K0
	4.00±0.10	8.00±0.10	2.00±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	5.30±0.20	3.30±0.20	1.40±0.20

(mm)




### **Devices Per Unit**


Package Type	Unit	Quantity
SOT-23-5	Tape & Reel	3000
SOT-23-6	Tape & Reel	3000
MSOP-8	Tape & Reel	3000

## **Taping Direction Information**

SOT-23-5




SOT-23-6






## **Taping Direction Information**

MSOP-8



## **Classification Profile**





### **Classification Reflow Profiles**

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat & Soak Temperature min $(T_{smin})$ Temperature max $(T_{smax})$ Time $(T_{smin}$ to $T_{smax})$ $(t_s)$	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
Average ramp-up rate (T <sub>smax</sub> to T <sub>P</sub> )	3 °C/second max.	3°C/second max.
Liquidous temperature (T <sub>L</sub> ) Time at liquidous (t <sub>L</sub> )	183 °C 60-150 seconds	217 °C 60-150 seconds
Peak package body Temperature $(T_p)^*$	See Classification Temp in table 1	See Classification Temp in table 2
Time $(t_P)^{**}$ within 5°C of the specified classification temperature $(T_c)$	20** seconds	30** seconds
Average ramp-down rate (T <sub>p</sub> to T <sub>smax</sub> )	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.

<sup>\*</sup> Tolerance for peak profile Temperature (Tp) is defined as a supplier minimum and a user maximum.

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>
Thickness	<350	<u>≥</u> 350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>
Thickness	<350	350-2000	>2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

## **Reliability Test Program**

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ T <sub>i</sub> =125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM ≧ 2KV
MM	JESD-22, A115	VMM ≥ 200V
Latch-Up	JESD 78	$10$ ms, $1$ tr $\geq 100$ mA

<sup>\*\*</sup> Tolerance for time at peak profile temperature (t<sub>o</sub>) is defined as a supplier minimum and a user maximum.

# **APL3553**



### **Customer Service**

Anpec Electronics Corp. Head Office:

No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C.

Tel: 886-3-5642000 Fax: 886-3-5642050

Taipei Branch:

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan

Tel: 886-2-2910-3838 Fax: 886-2-2917-3838