

# Low-latency Hermite Polynomial Characterization of Heartbeats using a Field-Programmable Gate Array

Kartik Lakhotia<sup>1</sup>, Gabriel Caffarena<sup>2</sup>, and Madhav P. Desai<sup>1</sup>

<sup>1</sup> Indian Institute of Technology (Bombay),  
Powai, Mumbai 400076,  
India

<sup>2</sup> University CEU-San Pablo,  
Urb. Montepincipe, 28668, Madrid, Spain  
[gabriel.caffarena@ceu.es](mailto:gabriel.caffarena@ceu.es)  
<http://biolab.uspceu.com>

**Abstract.** The characterization of ECG heartbeats is a computationally intensive problem, and both off-line and on-line (real-time) solutions to this problem are of great interest. In this paper, we consider the use of a field-programmable gate-array (FPGA) to solve a critical component of this problem. We describe an implementation of a best-fit Hermite approximation of a heartbeat using six Hermite polynomials. The implementation is generated using an algorithm-to-hardware compiler tool-chain and the resulting hardware is characterized using an off-the-shelf FPGA card. The single beat best-fit computation latency is under  $0.5ms$  with a power dissipation of under 10 watts.

**Keywords:** Hermite approximation, ECG, QRS, Arrhythmia, FPGA, Parallelization

## 1 Introduction

Automatic ECG analysis and characterization can help in identifying anomalies in a long-term ECG recording. In particular, the characterization of the QRS complex by means of Hermite functions seems to be a reliable mechanism for automatic classification of heartbeats [1]. The main advantages seem to be the low sensitivity to noise and artifacts, and the compactness of the representation (e.g. a 144-sample QRS can be characterized with 7 parameters [2]). These advantages have made the Hermite representation a very common tool for characterizing the morphology of the beats [1–5].

ECG analysis using Hermite functions has a substantial amount of parallelism. Solutions to the problem have been investigated using processors (and multi-cores) and graphics processing units (GPU's). In this paper, we consider the alternative route of using an FPGA to implement the computations. In particular, our work is motivated by the potential of an FPGA (or eventually, a

dedicated application-specific circuit) for low-latency energy efficient heart-beat analysis.

In generating the hardware for heart-beat analysis, we make extensive use of algorithm-to-hardware techniques. By this we mean that the hardware is generated from an algorithmic specification that is written in a high-level programming language (**C** in this case), which is then transformed to a circuit implementation using a set of compiler tools [13]. The resulting hardware is then mapped to an FPGA card (the ML605 card from Xilinx, which uses a Virtex-6 FPGA). The circuit is then exercised through the PCI-express interface and used to classify beats. The round-trip latency of a single beat classification was found to be under  $0.5ms$ .

## 2 QRS approximation by means of Hermite polynomials

The aim of using the Hermite approximation to estimate heartbeats is to reduce the number of dimensions required to carry out the ECG classification, without sacrificing accuracy. The benchmarks used in this work come from the MIT-BIH arrhythmia database [10] which is made up of 48 ECG recordings whose beats have been manually annotated by two cardiologists. Each file from the database contains 2 ECG channels, sampled at a frequency of 360 Hz and with a duration of approximately 2000 beats. In particular, here we are addressing the characterization of the morphology of the QRS complexes since this morphology, together with the distance between each pair of consecutive heartbeats, permits the identification of the majority of arrhythmias.

Firstly, the ECG files are preprocessed to remove baseline drift. Secondly, the QRS complexes for each heartbeat are extracted by finding the peak of the beat (e.g. the R wave) and selecting a window of 200 ms centered on the heartbeat. Given that all the Hermite functions converge to zero both in  $t = \infty$  and  $t = -\infty$ , the original QRS signal is extended to 400 ms by adding 100-ms sequences of zeros at each side of the complex. Thus, the QRS data are stored in a 144-sample vector  $\mathbf{x} = \{x(t)\}$ . This vector can be estimated with a linear combination of  $N$  Hermite basis functions

$$\hat{x}(t) = \sum_{n=0}^{N-1} c_n(\sigma) \phi_n(t, \sigma), \quad (1)$$

with

$$\phi_n(t, \sigma) = \frac{1}{\sqrt{\sigma 2^n n! \sqrt{\pi}}} e^{-t^2/2\sigma^2} H_n(t/\sigma) \quad (2)$$

being  $H(t/\sigma)$  the Hermite polynomials. These polynomials can be computed recursively as

$$H_n(x) = 2xH_{n-1}(x) - 2(n-1)H_{n-2}(x), \quad (3)$$

where  $H_0(x) = 1$  and  $H_1(x) = 2x$ .

The parameter  $\sigma$  controls the width of the polynomials. In [1] the maximum value of  $\sigma$  for a given order  $n$  is estimated. As the value of  $n$  increases, the value of  $\sigma_{MAX}$  decreases.

The optimal coefficients that minimize the estimation error for a given  $\sigma$  are

$$c_n(\sigma) = \sum_t x(t) \cdot \phi_n(t, \sigma) [1]. \quad (4)$$

Once the suitable set of  $\sigma$  and  $\mathbf{c} = \{c_n(\sigma)\}$  ( $n \in [0, N - 1]$ ) are found for each heartbeat, it is possible to use only these figures to perform morphological classification of the heartbeats.

### 3 Beginning the FPGA implementation: the algorithm

The algorithm used in the FPGA implementation is as follows: the implementation first receives the values of the Hermite polynomial basis functions, and stores them in distinct arrays in the hardware. Distinct basic functions are needed for each  $n$  and  $\sigma$ . The current implementation uses six values of  $n$  (from 0 to 5) and ten values of  $\sigma$ .

After this initialization step, the hardware listens for heart beats. When a complete heart-beat (144 samples) is received, the inner products of the heart-beat with all the basic functions is calculated in a double loop. After all inner products are calculated, the inner product coefficients are used to compute the best fit among the different values of  $\sigma$ . The best-fit  $\sigma$  index and the fitted values are then written out of the hardware.

```
// Hardware engine algorithm (Daemon)
void HermiteBestFit()
{
    // stored in 6 distinct arrays
    // hF0,hF1,... hF5. hFn stores
    // all the basic functions for
    // order n (for different values
    // of sigma).
    receiveHermiteBasisFunctions();

    while(1)
    {
        // received in 144 entry
        // double precision vector.
        receiveHeartBeat();
        // compute inner products
        // with all basis functions
        // (across n, sigma).
        innerProducts();
        //
    }
}
```

```

        // best fit sigma
        //
        findBestFit();
        //
        // report results
        //
        reportResults();
    }
}

```

The algorithm as described above is purely sequential and does not contain any explicit parallelization. The AHIR compiler is intelligent enough to extract parallelism from the two critical loops (in the inner-product and best-fit functions).

Even with this simple coding of the hardware algorithm, we observe that excellent real-time performance is observed (in comparison with CPU/GPU implementations). Going further, it is possible to specify explicit parallelism by writing the processing as a two step pipeline consisting of separate threads for inner-product and best-fit computations. These investigations are ongoing.

### 3.1 The inner product loop

The inner product loop can be described as follows:

```

void innerProduct()
{
    int I;
    for (I=0; I < NSAMPLES; I++)
    {
        double x = inputData[I];
        for(SI = 0; SI < NSIGMAS; SI++)
        {
            int IO = I + Offset[SI];
            double p0 = (x0*hf0[IO]);
            double p1 = (x0*hf1[IO]);
            double p2 = (x0*hf2[IO]);
            double p3 = (x0*hf3[IO]);
            double p4 = (x0*hf4[IO]);
            double p5 = (x0*hf5[IO]);
            dotP0[SI] += p0;
            dotP1[SI] += p1;
            dotP2[SI] += p2;
            dotP3[SI] += p3;
            dotP4[SI] += p4;
            dotP5[SI] += p5;
        }
    }
}

```

The outer loop is over the samples, and the inner loop across the  $\sigma$  values. There is a high-level of parallelism in the inner loop which can be further boosted by unrolling the outer loop. The AHIR compiler implements this entire function using a single double-precision multiplier and a single double-precision adder. Further note that the arrays  $hFn$  and  $dotPn$  are declared on a per- $n$  basis. This allows the AHIR compiler to map the arrays to distinct memory spaces, thus increasing the memory access bandwidth in the hardware.

### 3.2 The minimum-mean-square loop

This loop is also quite straightforward.

```
void computeMSE()
{
    int I, SI;
    best_mse = 1.0e+20;
    best_sigma_index = -1;
    for (I=0; I<NSAMPLES; I=I+4)
    {
        for (SI=0; SI<NSIGMAS; SI++)
        {
            int fetchIndex0 = I + Offset[SI];
            double p0 = (dotP0[SI]*hF0[fetchIndex0]);
            double p1 = (dotP1[SI]*hF1[fetchIndex0]);
            double p2 = (dotP2[SI]*hF2[fetchIndex0]);
            double p3 = (dotP3[SI]*hF3[fetchIndex0]);
            double p4 = (dotP4[SI]*hF4[fetchIndex0]);
            double p5 = (dotP5[SI]*hF5[fetchIndex0]);
            double diff = (inputData[I]-
                          ((p0+p1) + (p2+p3) + (p4+p5)));
            err[SI] += (diff*diff);
        }
    }
    for (SI=0; SI<NSIGMAS; SI++)
    {
        if(err[SI] < best_mse)
        {
            best_mse = err[SI];
            best_sigma_index = SI;
        }
    }
}
```

### 3.3 Further optimizations

The current implementation uses a simple sequential specification. Further optimizations include: loop-unrolling, explicit pipelining, and the use of multiple

floating point operators. All these optimizations can be explored entirely at the algorithmic level using the AHIR compiler tools.

## 4 Hardware Implementation Details

The overall system has 3 major components : Host Computer (for S/W calculations), Communication infrastructure and H/W for Hermite Coefficient Computation.

We have used Xilinx ML605 card which features a Virtex-6 FPGA and 8-lane PCI express. The host computes values of Hermite polynomials, reads Heartbeat samples from a file and sends them to FPGA. H/W running on FPGA then calculates & selects Hermite coefficients which give best fit to input beat and reports back to Host.

HDL for this design is generated using AHIR HLS toolchain. It is equipped with a library of heavily pipelined Floating Point operators and Loop Pipelining mechanism which enables the final VHDL to extract parallelism in C program. It uses pipes to communicate between testbench and the program, which translate to FIFOs in hardware. A simple integration interface between these FIFOs and RIFFA channels completes the system.

The RIFFA software drivers and interface infrastructure is used to communicate between host and FPGA card [?]. It supports upto 12 independent channels for data transmission. All of them end in separate Rx/Tx FIFOs on FPGA that can operate on different clock domains at either ends. A simple integration interface bridges RIFFA and AHIR generated FIFOs. By incorporating functions provided by RIFFA driver, same testbench used for Software verification can be used for verifying the hardware.

## 5 Results

We calculate round-trip delay and FPGA core power consumption for processing one beat. The round-trip delay is the time interval between the beginning of transmission of beat-data from the host to the hardware and the beginning of reception of best fit coefficients from the hardware.

For targeting real-time performance, size of block should be small. Also, since there is only 1 core operating on FPGA, having multiple beats per block will reduce only the communication time, which is not significant ( 0.05ms average). Hence, the test feeds only single beat at a time to the FPGA.

Minimum latency achieved with Four-way-unrolling = 0.39 ms

It is clear that FPGA can be used for real-time processing since the computation time required to process single beat is much lesser than average beat period ( 1ms). The observed power dissipation is 3W. Hardware utilization in 4-way unrolled system is less than 55% of the FPGA resource.

**Table 1.**

Code Optimzation	Slice LUT Utilization	Slice Register Utilization	Processing Latency	FPGA core Power Consumption
No Unrolling	56839	65995	1.39ms	2.75W
2-way Unrolled	65895	80709	0.80ms	2.88W
4-way Unrolled	84331	110165	0.44ms	3.09W

### 5.1 Comparison with GPU/CPU implementations

The results show that FPGA clearly outperforms both CPU and GPU in terms of latency of processing Reference, with maximum achieved speedups of x35 and x11, respectively. These comparisons are made against same algorithm executed on Intel-i7 PC(1.6GHz) and NVIDIA TESLA C2050 (1.15GHz). Computation frequency on Virtex-6 was kept at 100MHz which is less than one-tenth of that on CPUs and GPUs.

Further, average power consumption on FPGA is 3W as compared to  $\leq 100$ W on Core i7 processors and  $\leq 200$ W on GPU. This paves a way for such implementations in low-power applications like Portable Devices, where both Central and Graphic Processing units cannot be used.

## 6 Conclusions

In this paper, a solution to the problem of Heart Beat characterization using FPGAs is presented. The mechanism for Hardware Generation via AHIR HLS tool and communicating with this Hardware have been explained in detail. The automated Algorithm to Hardware compilation takes away complexity and reduces time taken for Hardware design to a great extent.

This methodology is presented as an alternative to existing Software oriented approaches, targeting concerns in Real-time processing. We obtained speedups of x11 & x35 in terms of latency of processing and average power consumption less than 30 & 60 times as compared to CPUs and GPUs, respectively. Hardware Computation is not only competitive for real-time processing but is also suitable for low-power applications.

## References

1. Lagerholm, M., Peterson, C., Braccini, G., Edenbr, L., Sörnmo, L.: Clustering ECG complexes using Hermite functions and self-organizing maps. *IEEE Trans. Biomed. Eng* **47** (2000) 838–848
2. Márquez, D.G., Otero, A., Félix, P., García, C.A.: On the Accuracy of Representing Heartbeats with Hermite Basis Functions. In Alvarez, S., Solé-Casals, J., Fred, A.L.N., Gamboa, H., eds.: BIOSIGNALS, SciTePress (2013) 338–341

3. Braccini, G., Edenbrandt, L., Lagerholm, M., Peterson, C., Rauer, O., Rittner, R., Sornmo, L.: Self-organizing maps and Hermite functions for classification of ECG complexes. In: *Computers in Cardiology 1997*. (1997) 425–428
4. Linh, T.H., Osowski, S., Stodolski, M.: On-line heart beat recognition using Hermite polynomials and neuro-fuzzy network. *Instrumentation and Measurement, IEEE Transactions on* **52**(4) (2003) 1224–1231
5. Linh, T.H., Osowski, S., Stodolski, M.: On-line heart beat recognition using Hermite polynomials and neuro-fuzzy network. *Instrumentation and Measurement, IEEE Transactions on* **52**(4) (2003) 1224–1231
6. Kirk, D.B., Hwu, W.m.W.: *Programming Massively Parallel Processors: A Hands-on Approach*. 1st edn. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA (2010)
7. Nickolls, J., Dally, W.: The GPU Computing Era. *Micro, IEEE* **30**(2) (2010) 56–69
8. Garcia-Molla, V., Liberos, A., Vidal, A., Guillem, M., Millet, J., Gonzalez, A., Martinez-Zaldivar, F., Climent, A.: Adaptive step ODE algorithms for the 3D simulation of electric heart activity with graphics processing units. *Computers in Biology and Medicine* **44**(0) (2014) 15 – 26
9. Zhang, Q., García, J.M., Wang, J., Hou, T., Sánchez, H.E.P.: A GPU based Conformational Entropy Calculation Method. In Rojas, I., Guzman, F.M.O., eds.: *IWBIO, Copicentro Editorial* (2013) 735–743
10. Moody, G.B., Mark, R.G.: The impact of the MIT-BIH arrhythmia database. *Engineering in Medicine and Biology Magazine, IEEE* **20**(3) (2001) 45–50
11. Brodtkorb, A., Dyken, C., Hagen, T., Hjelmervik, J., Storaasli, O.: State-of-the-Art in heterogeneous computing. *ACM Trans. Des. Autom. Electron. Syst.* **18**(1) (2010) 1–33
12. Barbakh, W., Fyfe, C.: Online Clustering Algorithms. *Int. J. Neural Syst.* **18**(3) (2008) 185–194
13. S. Sahasrabudhe, S. Subramanian, K. Ghosh, K. Arya, Madhav Desai “A C-to-RTL flow as an energy efficient alternative to embedded processors in digital systems,” in *Proceedings of the EUROMICRO DSD2010*, 2010.